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AN ABSTRACT OF THE THESIS OF Nee-Hua Cho for the Master of Science 
in Electrical and Computer Engineering presented November 8, 1995. 
Title: Equivalent Relationship of Function-level Representation and Implementation of 
Unified Indexing ofFFT Algorithms. 
With the advance of the VLSI technology, the FFT algorithm has been pushed 
further in solving the multidimensional array signal processing in real time. Many DSP 
chip users have tried to find ways to improve addressing huge data in multidimension 
systems with minimum cost and maximum performance. However, there is no efficient 
method to address data for 1-D to M-D FFTs. 
A methodology has been defined to conquer the addressing problem ofM-D FFT. 
It is well known that the twiddle factor matrix of Discrete Fourier Transform (DFT) can 
be recursively factored into basic butterfly stage matrices. The matrix can be factored into 
three matrices practically specifying the input data, twiddle factor, and output data 
sequence of the Fast Fourier Transform (FFT). The equivalent relationship of these 
matrices will be introduced. The equivalent relationship for a variety of the FFT 
algorithms can be obtained by equivalent transformations. Furthermore, the 
multidimensional (M-D) FFT can be represented by the same vector-matrix form as the 
one-dimensional (1-D) FFT. In addition, the addressing sequences of the 1-D FFT is a 
subset of the M-D FFT. Therefore, the signal flow graph of the 1-D FFT can be used to 
describe that of the M-D FFT and all M-D indexing can be implemented by 1-D indexing. 
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Finally, this unified indexing approach was implemented into the WinDSP software 
simulator. Examples of M-D FFTs implemented with the unified indexing method are 
simulated on the WinDSP and the computation performance were analyzed. From the 
benchmark analysis, the 2-D FFT applications implemented with unified methodology 
use less intstructions and the execution time is almost two times faster than the traditional 
method. 
WinDSP is a software simulator that simulates the functional characteristics of 
Sharp LH9124/LH9320 DSP chip set. It intended to manage the complete development 
of DSP applications, from conceptualization and experimentation, to verification of 
unified indexing for 1-D to M-D FFT. It is also intended for system development, where 
hardware can be implemented for the design. 
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CHAPTER I 
INTRODUCTION 
With advances in today's digital signal processing (DSP) algorithms and very 
large scale integration (VLSI) technologies, array signal processors (ASP) with highly 
parallel computing structures have become increasingly important in recent years 
[Haykin, 1985]. By definition, parallel computing structures imply a basic computational 
element repeated perhaps hundreds or thousands of times [Hwang and Briggs, 1984]. 
Array signal processing deals with propagating signals received by an array of sensors (or 
a multichannel of sensors). Array signal processors handle large volumes of data from 
multi-channel arrays. Traditional analog signal processing can provide the required 
speed. However, strict stability (i.e. requiring fine adjustment) and resolution 
requirements (mathematics finess) are difficult to obtain. Therefore, the design of an 
array digital signal processor chip architecture, the development of DSP algorithms and 
the implementation of the system are solutions to analog problems. The digital system is 
usually constrained by processing speed and the I/O bottleneck of array processing. 
Limited sampling rate and complexity of algorithms adopted in the processor are classic 
examples that degrade system speed and performance. 
The increasing performance demands in modern signal and image processing 
applications necessitate a revolution in DSP algorithms and super-computing technology. 
The Fast Fourier Transform (FFT) is usually a fundamental driving force for real-time 
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digital signal processing in array processor systems such as radar, sonar, seismic, medical 
image, telecommunication, etc. Array signal processing must handle multi-dimension 
and multi-channel problems. Array processing performance is usually offset by the steps 
required for multi-dimension indexing or addressing. With the availability of low-cost, 
high density and high-speed VLSI devices, the FFT algorithm has pushed 
multidimensional array signal processing into real-time. However, there is no efficient 
addressing method for one dimensional (1-D) to multi-dimensional (M-D) FFTs. A 
unified indexing technique developed and defined by C. J. Ju [Ju, 1993] solved the 
problems of addressing method for 1-D to M-D FFTs. This technique has simplified all 
multidimensional indexing. But the question remains: How well is the unified indexing 
technique mapped to the DSP architecture of the commercial chip set? What advantages 
does the unified addressing technique have over the traditional method? To be feasible, 
the DSP chip set must be implemented within reasonable bounds of hardware 
requirements and constraints, yet perform with real-time efficacy. The Sharp LH9124/ 
LH9320 chip set is of particular interest, relative to the contemporary FFT processors 
because of its highly parallel and pipeline architecture and its by-pass form execution unit. 
This thesis involves the implementation of unified indexing of FFT algorithms and 
shows the equivalent relationship between function-level representation of the LH9124 
FFT instructions and the vector matrices transformed using the unified indexing approach. 
These led to the development of WinDSP software simulator which implements the 
unified indexing concepts and simulates the functional characteristics of the LH9124/ 
LH9320 chip set. An overview of fundamental digital signals, a brief description of 
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LH9124/LH9320 architecture and a derivation of the unified addressing FFT algorithm 
are given to show constraints and conditions imposed on the design of the WinDSP 
software simulator. 
ALGORITHM ANALYSIS, DERIVATION AND MAPPING 
Most array signal processors are special-purpose DSP chips. Therefore, the 
architecture design is application-driven or algorithm-driven. The algorithm development 
and algorithm-to-chip architecture mapping are essential to the overall system 
performance. The algorithm is analyzed to get special features and to find efficient 
solutions for a specific set of problems. Our applications are in array signal processing. 
Some features are specific to those applications. First, they are compute-intensive 
applications. Second, they usually have to handle multi-dimension and multi-channel 
problems. Third, they encounter scaling problems due to the block floating-point 
arithmetic. Finally, the applications must be configured into parallel or pipeline 
architectures to meet real time speed requirements such as latency and throughput. 
To conquer compute-intensive and highly (or mostly) parallel applications, FFT-
based block-oriented DSP algorithms will be adopted. The multi-dimensional (M-D) Fast 
Fourier Transform is an essential algorithm for most applications. In M-D FFT 
computations, the performance of enhanced array processor architecture structures is 
greatly degraded by the M-D indexing calculations. Moreover, the signal reference level 
adjustments (scaling) required in M-D FFT computations also make array processors 
quite inefficient compared to the one-dimensional case. These two problems must be 
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solved to design efficient array systems. 
To support efficient computations of the M-D FFT, a novel unified indexing FFT 
algorithm was developed [Ju, 1993]. Unified indexing means that the general M-D FFT 
algorithm indexing can be mapped to 1-D FFT indexing and can be computed by 1-D FFT 
method. These including data, twiddle factors, and digit-reverse addressing. The 
algorithm derivation can be described in the following. 
1-D FFT Deriyatjon and Ana)ysjs 
It is well-known that the computing efficiency of the FFT comes from recursive 
factorization of the twiddle factor matrix in the Discrete Fourier Transform (DFT) 
[Oppenheim and Schafer, 1989]. The matrix can be recursively partitioned and factored 
into butterfly stage matrices. Each butterfly stage matrix can be further factored into three 
matrices: A right permutation matrix, a central butterfly computation matrix, and left 
permutation matrix. The three-matrix representation of the butterfly stage matrix has 
essential meaning in the physical FFT algorithm implementation [Ju, 1993]. The right 
permutation matrix can represent the input interconnection and define the input data 
address sequence of the stage. Similarly, the left permutation matrix can denote the 
output interconnection and also define the output data address sequence of the stage. The 
data address sequence including the digit-reverse address sequence can be directly 
obtained from the locations of ones from top to bottom of the permutation matrix. The 
central butterfly computation matrix is a block diagonal matrix which performs the 
butterfly operations of the stage. This matrix can also be used to derive the twiddle factor 
address sequence. 
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Upjfied Indexing for M-D FFTs 
As in the 1-D case, the twiddle factor matrix of the M-D Discrete Fourier 
Transform (DFT) can be decomposed into the multiplications of the butterfly stage 
matrices, see "Fundamental Computing Structures: Butterflies" on page 18. It can be 
derived through equivalent matrix transformations since the M-D FFT has the same 
matrix structure as the 1-D FFT when both have the same number of data, see "Unified 
Signal Flow Graph Structure for 1-D to M-D FFT" on page 42. In addition, the 
permutation matrices for both 1-D and M-D FFTs in each stage are the same. This 
implies that the signal flow graph structure of the M-D FFT can be mapped to that of the 
1-D FFT. Thus, the data and digit-reverse indexing of the 1-D FFT can be universally 
applied to those of the M-D FFTs. It can also be shown that the twiddle factor matrices of 
the 1-D FFT are the subset of those of the M-D FFT. This means the twiddle factor 
sequence of the 1-D FFT can also be used for that of the M-D FFT. 
PROBLEM STATEMENT 
The array processor LH9124 and address generator LH9320 developed by Sharp 
Microelectronics Technology [LH9124 and LH9320 User's Guide] are high speed chips 
and at the time of their introduction were innovative designs for real-time applications. 
When it's used for processing large data set in complex system applications, they still ran 
into system architecture problems. Systems with large number of data mostly want to 
process multidimension and multi-channel FFTs. Thus, to implement a M-D FFT 
algorithm, the traditional method required many instructions and excessive pipeline 
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overhead to compute the data. For example, in the traditional method for 2-D FFT, each 
individual row vector is computed and the scaling factor extracted. Then each individual 
row is scaled with the maximum scaling factor extracted. This same process is applied for 
each column vector. Thus, the whole process will takes excessive hardware and software 
to accomplish the FFT computation. There is no efficient addressing method for 1-D to 
M-D FFTs. Hence, the unified indexing for 1-D to M-D approach was proposed to 
address these problems. 
There are several advantages for implementing the unified indexing technique. 
First, the number of FFT instructions required is greatly reduced. Less physical memory 
is used and the performance can be improved by reducing instruction pipelined overhead. 
For example, the unified approach requires only 3 instructions to implement 16 by 16 by 
16 3-D FFT, while the traditional approach requires 768 instructions. Second, no data 
matrix transposition is required because the transposition is already covered in the M-D to 
1-D Signal Flow Graph structure mapping. Thus it is much easier for users to implement 
the M-D FFT without considering the time-consuming complex matrix transposition. 
Third, the unified approach automatically solves the scaling problems that occur in the 
block floating-point arithmetic. The traditional approach requires extra hardware or 
software to solve the problem. Fourth, the simplified and unified 1-D addressing not only 
speeds up the M-D FFT algorithms but also makes the chip function definition easier. 
Finally, the function instructions of LH9 l 24 reduces effort in program coding and 
debugging. 
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GOALS AND DESIGN DEVELOPMENT METHODOLOGY 
Starting from the vector-matrix representation, the equivalent relationship 
between 1-D and M-D FFTs employing the equivalent transformation of the matrices has 
been defined in this thesis. Particularly, it will be shown that the signal flow graph (SFG) 
structure of the 1-D FFT can be used to represent that of the M-D FFT regardless of the 
dimension if the total number of elements is the same. The radix-2 FFT is the basis of all 
these implementations. The novel unified indexing for 1-D to M-D FFT algorithms can 
be implemented in the LH9124/LH9320 FFT architecture. Not all FFT chip set 
architectures can implement the unified indexing technique. 
The primary goal of the thesis is to implement the unified indexing methodology 
in WinDSP software simulator for 1-D to M-D FFT alogrithm. The window-based 
software simulator not only simulates the functional characteristics of the LH9 l 24/ 
LH93 20 chip set, but also presents the function block diagram equivalent of function-
level representation and the unified indexing matrix. WinDSP software simulator can be 
used to verify the correctness and performance of M-D FFT applications that using the 
concept of novel unified indexing vector matrix compared with the traditional method. 
WinDSP was developed solely by the author and has been evaluated by commercial 
companies like G. E. Medical, Catalina Research, Baka Corporation and etc. WinDSP 
software tool can be used to verify the unified indexing implementation for 1-D to M-D 
FFT in near real-time computation. With the implementation of the LH9124/LH9320 
DSP chip set, it can be shown that the unified approach for M-D FFT has tremendous 
advantage over the traditional M-D FFT approach in performance. Another advantage 
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expected is there will be a cost saving in hardware and software development. This 
approach can be extended to the fast cosine transform adopted by image processing 
systems that require fast high-end real-time computations. 
ORGANIZATION OF THIS THESIS 
In Chapter I, a brief introduction to system requirements and specification for fast 
array processors is given. FFT algorithm analysis, derivation and mapping are also briefly 
outlined. The important aspect of this thesis is to implement the unified indexing 
approach for 1-D to M-D FFT using WinDSP simulator as a tool. The function-level 
representation mapping between the unified indexing of the FFT algorithm and the 
LH9124 FFT instruction set will also be presented in this thesis by the author. 
WinDSP simulates the function and the data flow characteristics of the LH9124. 
Each function block diagram of the WinDSP is also the function-level representation of an 
instruction in the LH9124. The mapping relationship of WinDSP and unified indexing 
approach of the FFT will be introduced. The function block diagram is object-oriented, 
has clear visualization, allows conceptualization and prototyping, and is easy for real-time 
hardware implementation. 
In Chapter II, a brief overview of the Fast Fourier Transform (FFT) and Fast 
Cosine Transform (FCT) algorithm is given. The derivation of FFT from DFT will be 
discussed, the derivation ofFCT and three ways of implementing the FCT on the LH9124 




Chapter III briefly introduces the LH9124 chip architecture and design 
considerations. Again some mathematical derivations, analysis and mappings will be 
presented. 
Chapter IV presents the concept of the Unified Index Addressing of FFT. The 
detailed algorithms analysis, mathematical derivations and data-flow-graph mappings of 
the FFT indexing will be presented. Following that, the concept of mapping 1-D FFT to 
M-D addressing will be explained and its simplicity will be emphasized. The 
architectural and operational description of the FFT data 1/0 design will also be provided. 
Chapter V is devoted to the software WinDSP, a function block and system block 
level simulation. The description of designing the software environment that manages a 
complete application development from the conceptualization stage will be given. The 
mapping relationship between the unified indexing matrix and the function block diagram 
of the WinDSP will be presented. The importance of this tool is that it helps to understand 
the mapping relationships between the algorithmic flow graph structure and its index 
addressing. Some examples will show the direct relationship of the flow-graph indexing 
using the user-friendly simulator for designing applications at the fundamental level. 
In Chapter VI, the evaluation and performance of the FFT examples are analyzed 
and compared to competing approaches. The benchmark for implementing unified 
indexing approach and the traditional approach will be analyzed. 
Chapter VII closes the thesis with concluding remarks and summarizes the 
achievements of the thesis. 
Appendix A contains the detailed examples of 1-D 16-point implementations of 
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the unified indexing algorithm. Appendix B shows the example of using unified indexing 
on 4 by 4 2-D FFT algorithms. Appendix C presents the address sequence in a table from 
examples in Appendix A and B. Finally, Appendix D lists all the source code of the 
WinDSP simulation program. 
CHAPTER II 
FUNDAMENTALS OF DIGITAL SIGNALS 
A signal can be defined as a function that conveys information. Generally, a 
signal is about the state or behavior of a physical system. Signal can be represented in 
many different ways, but in most cases, the information contained in the signal can be 
mathematically analyzed. Signals can be represented as functions of one or more 
independent variables. For example, an image signal is represented mathematically on 
brightness of two spatial variables, whereas the speech signal is represented as a function 
of one independent variable. The independent variables in the mathematical 
representation of a signal may be continuous or discrete. Continuous-time signals are 
often referred to as analog signals, and are defined along a continuum of time. Discrete-
time signals are represented as sequences of numbers and are defined at discrete times. In 
DSP applications, a sequence of numbers x, in which the n-th number in the sequence is 
denoted x[ n}, is formally written as 
x = {x[n]}, n = { .. ., -4, -3, -2, -1, 0, 1, 2, 3, 4, ... } (2.1) 
where n is an integer. In a practical setting, such sequences can often arise from periodic 
sampling of an analog signal. In this case, the numeric value of the n-th number in the 
sequence is equal to the value of the analog signal xa(tJ at time nT; i.e. 
x[n] = xJnT), n = { ... , -4, -3, -2, -1, 0, 1, 2, 4, . . . } (2.2) 
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where Tis the uniform interval (typically a time interval) between input samples. xa(nT) 
can represent a sequence of numbers generated on a computer, data taken from an 
experiment or numbers from some natural phenomena that have been sampled. For 
simplicity, the sequence is denoted as x(nT) or x(n), where the uniform sampling period is 
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Figure 1 Discrete signal x with independent variable nT 
In many applications, the class of signals of interest is periodic. The periodic class 
of signals has an efficient method of analyzing the signal. The Fourier transform is 
commonly used to obtain the frequency spectrum of the signal. The frequency spectrum 
of a signal shows its periodic character. 
Signal conveys specific information that the DSP system is attempting to interpret. 
One goal of a DSP system is to provide the best approach to analyzing or estimating the 
information content of the signal. 
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Overview of Fast Fourier Transform 
The Discrete Fourier Transform (DFT) plays an important role in the analysis, 
design, and implementation of discrete-time signal processing algorithms and systems. 
The DFT is the link between the time representation x(n) and the frequency representation 
X(k). The DFT is a sequence rather than a function of a continuous variable, and it 
corresponds to the equally-spaced frequency-sampled Fourier transform signal. The 
Fourier transform has been a powerful and principal analysis tool in diverse fields such as 
linear systems, probability theory, boundary-valued problems, communications theory, 
signal processing and many other. For instance, general applications for Fourier 
transform algorithm include; magnetic resonance imaging (MRI), computer-assisted 





Figure 2 The unit circle in the complex z-plane 
The definition of the DFT is given by the expression: 
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N-1 
X(k) = L x(n)W~n for k=0,1, ..... , N-1 (2.3) 
n=O 
and the inverse of DFT, IDFT, is expressed as: 
1 N-l -kn 
x(n) = - L X(k)WN for n = 0, 1, ..... , N-1 
N k=O 
(2.4) 
where w; = e -j2n(k!N) is a sequence of twiddle factors of the DFT and is equally 
spaced around the unit circle in the complex plane. The unit circle is defined as the 
contour of a circle, in z-plane, correspond to lzl = 1 unit radius, as illustrated in Figure 2. 
In these equations x(n) is the sample value in the time domain and X(k) is the sample value 
in the frequency domain. If the sampling rate of a signal is F, the sequence of time-
domain sampling locations becomes 
0, J/F, 2/F, 3/F, ... , (N-1)/F (2.5) 
Thus, corresponding to these time-domain samples, the sequence of frequency-
domain sampling locations will be 
0, FIN, 2FIN, 3F/N, ... , (N-l)FIN (2.6) 
The computation of the DFT and IDFT is basically a vector dot operation. The 
DFT and IDFT both produce periodic results with period N [Oppenheim and Schafer, 
'1989]. It can be seen from Equations (2.3) and (2.4) that some symmetric properties also 
exist. A direct computation of the DFT or IDFT requires N2 complex multiplications and 
N(N-1) complex additions. The FFT is an efficient algorithm for computing the DFT and 
can be derived from the DFT. The discrete Fourier transform can be computed in O(N 
logiN) complex multiplication operations by using the FFT algorithm. 
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Formation of the FFT 
The Fast Fourier Transform (FFT) algorithm achieves its computational efficiency 
through a divide and conquer strategy. The essential idea is a grouping of the time and 
frequency samples such that the DFT summation over N values can be expressed as a 
combination of DFT summations over N/2 samples. When N is a power of two, this 
process of grouping can be repeatedly applied until the DFT summation has been reduced 
to a combination ofDFT summation over only two samples. For example, Equation (2.3) 
can be divided as follows when N is a power of two. 
N12-1 N12-1 
X(k) = ,L X(2n)W~nk + ,L x(2n+l)W~2n+J)k (2.7) 
n=O n=O 
N12-1 2nk k N12-1 2nk 
= ,L x(2n)WN + WN ,L x(2n + l)WN 
n=O n=O 
Define two (N/2)-point sequences {h(n)} and {g(n)} as the even and odd elements 
of {x(n)} respectively. Then, 
h(n) = x(2n) (2.8) 
g(n) = x(2n + 1) (2.9) 
The discrete Fourier transform of the two (N/2)-point sequences can be defined as follows 
N12-1 
~ kn ll(k) = L..J h(n)WN12 (2.10) 
n=O 
N 12-1 k 
G(k) = ,L g(n)WN~2 (2.11) 
n=O 
Thus, the discrete Fourier transform {x(n)} can be expressed in terms of even and odd 
elements as 
N12-1 2nk 
X(k) = L h(n)WN12 
N12-1 2nk 
+ L g(n)WN12 
n=O n=O 
In terms of H (k) and G(k), we have 
X(k) = H(k) + w; G(k) 
For the coefficient at (k+ N/2), we obtain 
X(k + N 12) = H(k)- w; G(k) 
4-POINT COMBINE 
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Therefore, N-Point discrete Fourier transform can be represented by two (N/2)-
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point discrete Fourier transforms. Since N is a power of two, the above partitioning 
scheme can be iteratively applied to the sequences {h(n)} and {g(n)} by N/4 elements. 
These partitions can be carried out until the two-point DFT is reached. The process is 
depicted in Figure 3 for N = 8. Figure 4 shows the flow graph of an 8-point FFT that 
denotes the results of the 8-point decomposed DFT. 
r--------------------------------------1 
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Figure 4 A flow graph of 8-point FFT with 3-stage DIT Radix-2 Structure 
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Xi~---..--~~~~~~~ ...... ~~~~--' l ~ Xk+1(a) 
Xk(b)~ ~ .. \.±:) ~ X1c+1Cb> 
w!T 
Xia) i Xic+1(a) 
Xk(b) -----Xk+1Cb) 
Figure 5 Radix-2 Butterfly Structure 
Fundamental Computing Structures: Butterflies 
The structure shown in Figure 4 is called decimation-in-time (DIT). Its basic 
module is a radix-2 butterfly shown in Figure 5 in which two points xk(a) and xk(b) are 
computed to give two output points xk+1(a) and xk+1(b) via the operations represented by 
Equations (2.13) and (2.14). Because of the shape of the flow graph, this elementary 
computation is called a butterfly. Each radix-2 butterfly requires one complex 
multiplication and two complex additions, as illustrated in Figure 5 and where the twiddle 
factors (coefficients) are always powers of W N and the exponents are separated by N/2. 
Observing Figure 4, it can be seen that there are Log2N radix-2 butterflies. Therefore, 
there are a total of (N/2)log2N radix-2 butterflies in an N-point FFT. In addition, the input 
is in the bit-reverse order and the output is in the linear order. Further explanation of the 
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terms "bit-reverse order" and "linear order" can be seen under the section: "1-D Data 
Sequence: Linear and Digit-reverse" on page 21. 
From the flow graph shown in Figure 4, some other structures of FFT can be 
derived by exchanging the indexing of the flow graph. One of these structures is shown in 
Figure 6, where the input indexing (or addressing) is in the linear order and the output 
indexing is in the bit-reverse order. Both structures employ the in-place algorithm. In-
place means the computed outputs can be placed in the same memory location (storage) as 
the inputs. Moreover, the addressing for the input and output data can be shared. This is 
important because the addressing for that stage data is generated only once. One more 
structure equivalent to the structure from Figure 4 is depicted in Figure 7. The four radix-
2 butterflies enclosed in the dashed box can be replaced with a radix-4 butterfly. The 
structure has inputs in digit-reversed order and outputs in linear order. It is not an in-place 
algorithm for radix-2 but it is an in-place algorithm for radix-4. 
The N-point FFT can be implemented by the mixed radix operation as long as the 
following relation exists 
N = r 0 xr1 xr2 x ... xrk-J (2.15) 
where r; is 2 for a radix-2 stage, 4 for a radix-4 stage and 16 for a radix-16 stage. The r0 is 
the first stage and rk-J is the last stage of the FFT. The order of the stages can be arbitrarily 
selected when implemented by the chip set. If N = 2M, there are M stages by the radix-2 
structure. Then the FFT can be defined to have M columns. For an arbitrary j-th column, 
they are three ways to implement the column. First, it may be directly implemented as a 
radix-2 stage. Second, it and its next column may be implemented by a radix-4 stage. 
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Figure 7 A flow graph of Digit-Reverse Input and Linear Output for 4x2 Stage FFT 
1-D Data Sequence: Linear and Digit-reverse 
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The decimation-in-time FFT algorithm with inputs in digit-reverse order and 
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outputs in linear order is implemented in Sharp chip set. Set a digit number n = nN_JnN_2 ... 
n1n0 and assume the radix of n; is r;. For example, a 16-point FFT using radices (r;) of 
2x2x4, the digit number n = 013 (of mixed radix) starting from right to left translates to 
(2141)*0+(2°41)*1+(4°)*3 = (8*0)+(4*1)+(1*3)=710 (decimal number). A binary number 
is a special case of a digit number with the radius of all the n; being 2. The digit number 
implemented by the Sharp chip set for the FFT has the constraint that the radix of an 
arbitrary n; is 2 or 4. A digit number used by the radix-16 is actually represented by two 
digits n;n;_1 with radix of each digit being 4. The weighting factor of n; is obtained by 
wi = r;_Jxri-2x ... xr1xro (2.16) 
The function of digit-reverse is then defined as follows 
dr(n) = dr(nN_JnN_ 2 ... n1n0) = n0n1 ... nN_ 2nN-J (2.17) 
In this case, from the example above where n = 013, the digit reverse dr(n) = 310. If the 
pattern of its associated radius rN-JfN-2 ... r 1r 0 is symmetric, the function of digit-reverse is 
reversible. Thus, 
dr(dr(n)) = n (2.18) 
The function of bit-reverse is always reversible because its radius pattern is symmetric. 
The digit-reverse sequence can be generated in the same way as the linear 
sequence. Both the sequences can be recursively generated by adding a fixed addend as 
follows 
Sn+ 1 = Sn+ addend (2.19) 
There are two differences in interpreting the Equation (2.19). First, the carry digit is 




reverse sequence. Second, the addends for the two are different. The addend of the linear 
sequence is 1 for the least significant digit and 0 for all the other digits. The carry over 
digit is left propagated. For example in 2x2x2 structure, 011 + 1 = 100 and in 4 x2 
structure, 03 + 1 = 10. The addend of the digit-reverse sequence is 1 for the most 
significant digit and 0 for all the other digits. The carry over digit is right propagated. For 
example in 2x2x2 structure, 110 + 1 = 001 and in 4x2 structure, 30 + 1 = 01. 
Table I: Relation between Linear and Digit-Reverse Order 
2x2x2 Structure 2x4 Structure 
Linear Digit-reverse Linear Digit-Reverse 
Decimal Digit Digit Decimal Decimal Digit Digit Decimal 
0 000 000 0 0 00 00 0 
1 001 100 4 1 01 10 2 
2 010 010 2 2 02 20 4 
3 011 110 6 3 03 30 6 
4 100 001 1 4 10 01 1 
5 101 101 5 5 11 11 3 
6 110 011 3 6 12 21 5 
7 111 111 7 7 13 31 7 
Both the linear and digit-reverse sequences of 8-points with the radices pattern of 
2x2x2 and 2x4 are shown in Table I. For the 2x2x2 radices pattern, the addend is 001 for 
the linear sequence and 100 for the digit-reverse sequence. For the 2x4 radices pattern, 
the addend is 01 for the linear sequence and 10 for the digit-reverse sequence. It can be 
seen from Table I that the digit-reverse sequence can also be obtained by reflecting the 
digits according to the center digit. For example, the digit-reverse of 1234 and 12345 are 
4321 and 54321, respectively. 
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Inverse Fast Fourier Transform 
The inverse FFT (IFFT) can employ the same address patterns as the forward FFT. 
The equation shown in Equation (2.4) can be expressed by the following form 
[
N 1 ]* 
x(n) = ~ .~0x*(k)W~" for n = 0,1, ... ,N-1 (2.20) 
where the notation of the superscript * denotes the conjugated data. If the input frequency 
samples are conjugated, the bracketed term in Equation (2.20) is exactly an FFT 
operation. Thus, the computation of the IFFT can share all the instructions of the FFT. It 
can be seen from Equation (2.20) that the final computed results have to be conjugated 
also and scaled by the weight of 1 IN. 
Two-Dimensional Fast Fourier Transform 
Considering a complex function defined over a two-dimensional region 




- 1 and 0 ~ n 2 ~ N 2 - 1 , we can define a two-dimensional discrete transform 
over the same region as follows 
N1 -JN2 -1 ~ ~ n1k1 nik2 
X(k 1, k2) = L.J L.J x(n 1, n2) W Ni W Ni (2.21) 
n1 =0n 2 =0 
for 0 ~ k1 ~ N1 -1 and 0 ~ k2 ~ N2 -1 
Equation (2.21) can be reordered into the column-row expression 
n1k1 nik2 N2 - l [ N1 - l ] 
X(k1, ki) = .~o .~ /(n1, n2)W N, w N, (2.22) 
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or into the row-column expression 
nzk2 n1k1· N1 -l[N2 -l ] 
X(k1,k2) = n~O n~Ox(n1>n2)WN, WN, (2.23) 
If the item in the bracket of Equation (2.22) is expressed by a 2-D function F(kb ni), then 
the 2-D FFT can be computed by two phases of 1-D FFT as follows 
N1 -1 
~ n1k1 
F(k 1, n2) = L.J x(n 1, n2) W Ni for 0~k1 ~ N1 -1 (2.24) 
n1 = 0 
N2 -1 
~ nzk2 
X(k 1, k2) = L.J F(k 1, n2) W Nz for 0 ~ k2 ~ N2 - 1 (2.25) 
n2 = 0 
Thus, the 2-D FFT can be obtained by computing 1-D FFT for each row of x(nb 
n i), putting the result into an intermediate array, and then computing 1-D FFT for each 
column of the intermediate array. 
2-D Data Sequence: Linear and Digit Reverse 
In the 1-D case, if the input sequence is in the linear order, the output sequence 
after FFT operations will be in the digit-reverse order, and vice-versa, according to the 
FFT Signal Flow Graph operation (refer to Figure 2.4). The 2-D FFT can be obtained by 
doing two phases of the 1-D FFT for each vector. Therefore, the indices k 1 and k2 of the 
output array after 2-D FFT are both in digit-reverse order with respect to the indices n 1 
and n2, respectively. For example, Table II shows the pattern of a (8, 8) 2-D input array. 




stage followed by a radix-2 stage. The function F(kb n:) of the intermediate stage 2-D 
array after row operations is shown in Table III. It can be seen that the index k1 is in digit-
reverse order and n2 is in linear order. Table IV shows the functionX(kb k:) of the final 2-
D array after two phases of the 1-D FFT operations. Both indices k 1 and k2 are in the 
digit-reverse order. Conversely, ifthe indices of x(nb n:) are in the digit-reverse order, the 
indices of the output array X(kb k:) will be in the linear order. 
Table II: Pattern of an 8x8 2-D Linear Array 
x(O,O) x(l,O) x(2,0) x(3,0) x(4,0) x(5,0) x(6,0) x(7,0) 
x(O, 1) x(l,l) x(2,l) x(3,l) x(4,l) x(5,l) x(6,l) x(7,l) 
x(0,2) x(l,2) x(2,2) x(3,2) x(4,2) x(5,2) x(6,2) x(7,2) 
x(0,3) x(l,3) x(2,3) x(3,3) x(4,3) x(S,3) x(6,3) x(7,3) 
x(0,4) x(l,4) x(2,4) x(3,4) x(4,4) x(S,4) x(6,4) x(7,4) 
x(0,5) x(l,5) x(2,5) x(3,5) x(4,5) x(S,5) x(6,5) x(7,5) 
x(0,6) x(l,6) x(2,6) x(3,6) x(4,6) x(S,6) x(6,6) x(7,6) 
x(0,7) x(l,7) x(2,7) x(3,7) x(4,7) x(S,7) x(6,7) x(7,7) 
Table III: Pattern of 2-D Array After 1-D FFT for Each Row 
F(O,O) F(2,0) F(4,0) F(6,0) F(l,O) F(3,0) F(5,0) F(7,0) 
F(O,l) F(2, 1) F(4,l) F(6,l) F(l,l) F(3,l) F(5,l) F(7,l) 
F(0,2) F(2,2) F(4,2) F(6,2) F(l,2) F(3,2) F(5,2) F(7,2) 
F(0,3) F(2,3) F(4,3) F(6,3) F(l ,3) F(3,3) F(5,3) F(7,3) 
F(0,4) F(2,4) F(4,4) F(6,4) F(l,4) F(3,4) F(5,4) F(7,4) 
F(0,5) F(2,5) F(4,5) F(6,5) F(l,5) F(3,5) F(S,5) F(7,5) 
F(0,6) F(2,6) F(4,6) F(6,6) F(l,6) F(3,6) F(5,6) F(7,6) 
F(0,7) F(2,7) F(4,7) F(6,7) F(l,7) F(3,7) F(5,7) F(7,7) 
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Table IV: Pattern of2-D Array After 2-D FFT 
X(O,O) X(2,0) X(4,0) X(6,0) X(l,O) X(3,0) X(5,0) X(7,0) 
X(0,4) X(2,4) X(4,4) X(6,4) X(l,4) X(3,4) X(5,4) X(7,4) 
X(0,1) X(2,1) X(4,l) X(6,l) X(l,l) X(3,1) X(5,l) X(7,1) 
X(0,5) X(2,5) X(4,5) X(6,5) X(l,5) X(3,5) X(5,5) X(7,5) 
X(0,2) X(2,2) X(4,2) X(6,2) X(l,2) X(3,2) X(5,2) X(7,2) 
X(0,6) X(2,6) X(4,6) X(6,6) X(l,6) X(3,6) X(5,6) X(7,6) 
X(0,3) X(2,3) X(4,3) X(6,3) X(l,3) X(3,3) X(5,3) X(7,3) 
X(0,7) X(2,7) X(4,7) X(6,7) X(l,7) X(3,7) X(5,7) X(7,7) 
Comparing Table II and Table IV, the function of the 2-D digit reverse has the 
following relation: 
dr(n 1, n2) = (dr(n 1), dr(n2)) = (k1, k2) (2.26) 
The memory device is generally a 1-D array. In appendix A, a discussion on how 
to use the 1-D Ni *N2 point FFT to realize the 2-D FFT for the 2-D array implementation 
will be presented. Ni and N2 denote the dimensions of the vectors. 
Multi-Dimensional Fast Fourier Transform 
The column-row or row-column approach for the 2-D FFT can be extended to the 
Multi-Dimensional (M-D) FFT case. The three-dimensional FFT discussed here can be 
extended to multi-dimensional FFT. A three-dimensional (3-D) Discrete Fourier 
Transform is represented by 
N1 -1 N2- l N3- l k k k 
~ ~ ~ n1 1 ni 2 n3 3 
X(k1,k2,k3) = .L...i .L...i .L...i x(n1,n2,n3)"1N1 "1N2 "1N3 (2.27) 
n1 = On2 = On3 = 0 
for n = O~ki~Ni-1 
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It can be reordered into the 1-D DFT expression as follows 
n 1 1 n2 2 n 3 3 N3-J{N2-l[ NI-I k ] k } k 
X(k1,k2,k3) = n~O n~O n~/(n1,nz,n3)WN, WN, WN, (2.28) 
Thus, the 3-D FFT can be calculated by employing the following steps: 
(1) 1-D Nrpoint FFT N2*N3 times first, 
(2) 1-D Ni-point FFT N1*N3 next, and 
(3) finally, 1-D Nrpoint FFT N1*N2 times. 
After the 3-D FFT calculation, the indices ni and ki will be in digit-reverse order in each 
vector as follows: 
dr(n 1,n2,n3) = (dr(n 1),dr(n2),dr(n3)) = (k1,k2,k3) 
(2.29) 
The basic execution modules are unchanged for 1-D to M-D FFT if the column-row or 
row-column approach is implemented. 
Discrete Cosine Transform by FFT 
The Discrete Cosine Transform (DCT) is a fundamental image processing 
algorithm for many image and video compression systems because of its fast computation 
and easy implementation. This section will discuss three methods of employing the chip 
set to implement the DCT. The DCT is defined as follows: 
(
])112 N-1 






(k) = N L x(n)cos[n(2n + l)k] 
n =O 2N 
for k = 1, 2, ... , N - (2.31) 
and the Inverse Discrete Cosine Transform (IDCT) is defined as follows: 
x(n) = ( L.)1 /2x(o) + c~Y 12 Nf X(k)cos[n(2n + l)k] 
N N k = 1 2N 
(2.32) 
for n = 0,1, ... ,N-1 
Method 1: N-Point DCT by Zero Extended 2N-Point FFT 
The first method of computing N-point DCT extends the sequence from N points 
to 2N points by padding zeros to the last N points of data. The DCT from Equations 
(2.30) and (2.31) can be expressed as 
[ 
. 2N-l ] 
X(k) = Re c(k)e -Jitkl(iN) n~/(n) W {~ for k = 0, 1, .. . , N -1 (2.33) 
where 
c(k) = (2.34) 
(~t2 
(
2)112 N otherwise 
k = 0 
Equation (2.33) means that the N-point DCT can be obtained by executing the 2N-
point real FFT first and then taking the real part of complex multiplications as shown in 
Figure 8. Thus, the DCT can be implemented by the LH9124 in three phases. The first 
computes the N-point FFT. The second computes the recombining process. The final 
phase computes complex vector multiplications. 
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Method 2: N-point DCT by Symmetric Extended 2N-Point FFT 
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The second method of computing N-point DCT also extends the sequence from N 




x(n) = x(2N-1-n) 
n=O,l, ... ,N-1 
n = N, N + 1, .. . , 2N -1 
(2.35) 
Then, the DFT of .X( n) is given by 
,.. 2N - I j1t}5_ N - J 
X(k) = L x(n)W2n; = 2e 2N L x(n)cos1t(2n + l)k 
n=O n=O 2N 
Comparing Equation (2.36) with Equation (2.31 ), the DCT can be expressed as 
X(k) = c(k)e-j1tk12NX(k) 
2 




Thus, the N-point DCT can be obtained by executing the 2N-point real FFT first 
and then adjusting the results by complex multiplications as shown in Figure 9. As in the 
first method, the DCT can also be implemented in the same three phases. 
SEQUENCE OF N 
REAL DATA 
GENERATING NEW 2N 
SEQUENCE x(n) = 
{
x(n) for n = 0, 1, ... , N-1 







OUTPUT DCT OF THE 
NREALDATA 
Figure 9 N-Point DCT by Symmetric Extended 2N-Point FFT 
Method 3: N-Point DCT by N-Point FFT 
The first two methods introduce inefficiency in computation by extending the data 
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sequence. In method 1, the sequence is extended to the length of 2N by zero padding. In 
method 2, the sequence is extended to a 2N symmetry. Method 3 directly computes the 
rearranged N-sequence data instead of extending the data sequence. The last method is 
obviously better than the first two because Sharp chip set can compute two sequences of 
data with this method at the same time and improve the speed performance. Here, the new 
data sequence y(n) derived from the original sequence x(n) is represented by 
{
x(2n) 
y(n) = x(2N- 2n -1) 
n = O,l, ... ,Nl2-l 
n = N12,N12+1, ... ,N-l 
(2.38) 
Thus, the N-point DCT is obtained from the N-point FFT instead of the 2N-point FFT. 





N12-1 (4 l)k N12-1 (4 3)k 
= L x(2n)cos n; 7t + L x(2n + l)cos n + 7t 
n = 0 N n = 0 2N 
Setting n = N - n -1 in the second term of Equation (2.39), we may get 
X("k) N~-J ( ) (4n + l)kn N.~,1 ( ) (4n + l)kn = Li y n cos 2N + Li y n cos 2N 
n = 0 n = N 12 
(2.40) 
N.~,1 ( ) ( 4n + l)kn 
= Li y n cos 2N n=O 
Thus, the DCT can be computed from the following equation: 
X(k) = Re[c(k)e-jit(kl2N):~>(n)W;k] (2.41) 
It can also be derived that 
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X(N-k) = 1m[c(k)e-i"(kl(2Nl)~t>(n)w;k] (2.42) 
for k = 0, 1, .. . , N 12 
This means that only the first (N/2 + 1) points of the complex sequence can be 
computed. The first half of the DCT sequence can be obtained from the real part of the 
complex sequence and the second half of the DCT sequence can be obtained from the 
imaginary part of the complex sequence. The N-point DCT can be obtained by computing 
N-point real FFT first and then adjusting the results by complex multiplications as shown 
in Figure 10. 
SEQUENCE OF N 
REAL DATA 
DATA REARRANGEMENT y(n) = 
{
x(2n) for n=O, 1, ... , N/2-1 
x(2N-2n-1) for n=N/2, N/2+ 1, ... N-1 
2N-POINT 
FFT 
FIRST N/2+ 1 DATA 
MULTIPLIED BY 
c(k)e -j1tk!ZN 
FIRST HALF OF DCT OBTAINED 
FROM ADDRESSES 0 TO N/2-1 OF 
REAL PART SECOND HALF FROM 
ADDRESSES N/2 TO 1 OF 
IMAGINARY PART 
OUTPUT DCT OF THE 
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Fhzure 10 N-Point DCT of the N Real Data 
CHAPTER III 
BRIEF DESCRIPTIONS OF SHARP LH9124 AND LH9320 
Array digital signal processing has become increasingly important because of the 
advancement of DSP algorithms and VLSI technologies [Hay kin, 1985]. DSP deals with 
processing of propagating signals received by an array of sensors. The computing speed 
of an array processor usually constrains system performance. Therefore, sampling rate 
and number of the array sensors must be confined or the system modeling adaptability 
must be simplified. To overcome the speed bottleneck of array processing and to obtain 
the flexibility in system design, an array chip set (LH9124 and LH9320) has been 
developed by Sharp Microelectronics Technology. 
The LH9124 is a high-performance block floating-point digital signal processor. 
The computation process is a procedure in which the original array is normalized to the far 
left of the computer word, with the restriction that lx[n]I < 1. This is a fixed-point 
procedure, except that after every addition there is an overflow test. The LH9124 unit 
consists of four 1/0 ports for flexible data flow control. The instruction set is defined in a 
function-level representation and consists of five instruction categories: Digital Signal 
Processing (DSP), Complex Arithmetic Instructions (CAI), Vector Arithmetic 
Instructions (V Al), Vector Logic Instructions (VLI) and General Purpose Instructions 
(GPI) [LH9124 User's Guide]. FFT instructions provided by the LH9124 are listed in 
Table V. These instructions can be found under DSP categories. DSP functions are 
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optimized for highly parallel and pipelined forms which built into the data path. 
Therefore, the Sharp LH9124 can obtain up to 680 million operations per second. For 
detailed information about the instructions, see the Sharp LH9124 User Guide manual. 
Table V: The LH9124 Instruction Set 
FUNCTIONS DESCRIPTION 
DSP INSTRUCTIONS 
BFLY2 Performs Radix-2 butterfly operation. 
BFLY4 Performs Radix-4 butterfly operation. 
BFLY16 Performs Radix-16 operation. 
BWND2 Performs Radix-2 with complex window function. 
BWND4 Performs Radix-4 with complex window function. 
BFCT Performs Fast cosine transform/double length operation. 
B[C/D/R]FIR Performs Complex or Double or Real finite impulse 
response filter operation. 
COMPLEX ARITHMETIC INSTRUCTIONS 
CADD Performs complex addition operation. 
CMAG Performs complex magnitude squared operation. 
CMUL Performs complex multiplication operation. 
CSUB Performs complex substraction operation. 
VECTOR ARITHMETIC INSRUCTIONS 
VABS Performs vector absolute operation. 
VADDNSUB Performs vector addition or substraction operation. 
VMUL Performs vector multiplication operation. 
VMXM Performs vector maximum and minimum operation. 
VECTOR LOGICAL INSTRUCTIONS 
VNAND Performs vector logical NAND operation. 
VNOR Performs vector logical NOR operation. 
VPAS Performs vector logical PASS operation. 
VXNOR Performs vector logical NOR operation. 
GENERAL PURPOSE INSTRUCTIONS 
MOVC Move coefficient data from C port to another (A,B,Q) 
port. 
MOVD Move data from (A,B,Q) to another port (A,B,C,Q) port. 
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Table VI: The LH9320 Address Generator Instruction Set for FFT 
INSTRUCTION DESCRIPTION 
BF2i Data address sequence for i-th column radix-2 
BF4i Data address sequence for (2 * i)-th column radix-4 
MXB24i Data address sequence for (2 * i + 1)-th column radix-4 
BF16i Data address sequence for (4 * i)-th column radix-16 
MXB216i Data address sequence for (4 * i + 1)-th column radix-16 
MXB416i Data address sequence for (4 * i + 2)-th column radix-16 
MXB2416i Data address sequence for (4 * i + 3)-th column radix-16 
TF2i Twiddle factor address sequence for i-th column radix-2 
TF4i Twiddle factor address sequence for i-th (2 * i)-th radix-4 
MXT24i Twiddle factor address sequence for(2 * i + 1)-th column radix-4 
TF16i Twiddle factor address sequence for (4 * i)-th column radix-16 
MXT216i Twiddle factor address sequence for (4 * i + 1)-th column radix-16 
MXT416i Twiddle factor address sequence for (4 * i + 2)-th column radix-16 
MXT2416i Twiddle factor address sequence for(4 * i + 3)-th column radix-16 
RBFO Linear Sequence to Digit-reverse sequence conversion 
The LH9320 is a programmable address generator that provides the address 
patterns required by the LH9124. It can generate one 24-bit address per cycle for input, 
output or coefficient sequence to the LH9124 DSP chip. It posseses not only the general 
features such as linear, modulo, and bit-reverse addressing contained by the general 
purpose DSP chips but also special features for the LH9124 to optimize the performance 
of some DSP functions [LH9320 User's Guide]. The FFT addressing instructions for the 
LH9320 are listed in Table VI. If the j-th column is implemented by a radix-2 stage, the 
instructions BF2j and TF2j are used to generate the required data and address patterns. If 
the j-th column is the beginning column of a radix-4 stage, the instructions BF4i and TF4i 
will be implemented when j = 2 * i or the instructions MXB24i and MXT24i will be 
implemented whenj = 2 * i + 1. Similarly, we can select instructions for aradix-16 stage. 
Based on the novel algorithms of defining 1-D indexing for M-D mixed radix FFT 
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implementations [Ju, 1993], some instructions of the LH9320 can be universally 
employed to the array with an arbitrary numbers of dimensions. 
Design Considerations of LH9124 
The design goal of the chip set is that the strict real-time requirement of short 
computing latency or fast data throughput of array digital signal processing can be 
obtained at a reasonable cost. The design considerations for chip users to achieve this 
goal are discussed below based on the following five categories: (1) algorithm, (2) 
arithmetic, (3) data path structure, ( 4) instructions, and ( 5) system configuration. 
Algorjtbm: 
Block implementation is adopted since it allows for efficient use of parallel 
processors and fast block algorithms such as Fast Fourier Transform (FFT) to achieve 
speed gains. The term "block" refers to radix-n (where n can be either 2, 4 or 16) FFT 
decomposed from an N-point DFT with complex arithmetic operations (see Figure 3). 
The chip set emphasizes implementing block oriented DSP algorithms to solve problems 
through frequency-domain. In addition, array processing usually has to handle multi-
dimensional data. The performance of the FFT algorithms regardless of the dimension is 
then the main concern of the design. 
The Multi-Dimension (M-D) indexing for the M-D FFT is usually the 
performance killer of M-D array processing. In order to solve it, a novel FFT SFG 
implementation has been developed by C. J. Ju [Ju, 1993] to compute the M-D FFT as the 
1-D FFT. There are many advantages to this approach. First, the unified 1-D addressing 
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for the 1-D to M-D FFT can be constructed. This unified addressing simplifies the design 
of the LH9320 to support M-D problems. In addition, the optimized instruction can be 
directly extracted from the vector-matrix representation of the algorithm. Second, the 
structure optimization for the FFT is reduced to the 1-D problem. Third, the concept of 
M-D to 1-D FFT mapping can be extended to solve other block oriented DSP algorithms, 
such as FIR and IIR [Ju and Alexander, 1987]. 
Arithmetic: 
The block floating-point arithmetic (see "Block Floating-point Arithmetic and 
Implementation" on page 46) has been adopted by the LH9124 for the following reasons. 
First, block implementation is adopted and the FFT structure is inherently suitable for the 
block floating-point arithmetic. Second, it has the advantages of both floating-point and 
integer arithmetic. One exponent register can be used for all the block data to extend the 
dynamic range of the signal as done by the floating-point arithmetic. Thus, addition and 
multiplication operations can be implemented as easily as the corresponding fixed-point 
arithmetic operations. Third, the AID and DI A devices have integer format. Therefore, 
both time and cost of performing the data conversion can be saved. It should be noted that 
there is one drawback of block arithmetic, i.e. the scaling for the block floating-point 
arithmetic. 
Data Path Structure: 
The LH9124 is a pass-based processor where each opcode and related data flow 
opcode is valid for one pass. By pass-based, we mean that for a single instruction 
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operation, the data from the input port is passed directly to the transform engine and to the 
output port without going through the holding registers and execution unit (see Figure 11). 
Data must be arranged according to the address sequences required before it is passed to 
the LH9124. The basic computing modules such as radix-2, radix-4, and radix-16 
butterflies are built in the data path with the optimized parallel and pipelined structures. 
There are two reasons for the pass-based form design. First, a cascaded or parallel 
architecture can be built to meet the strict latency and throughput requirements. Second, 
instructions can be efficiently performed regardless of number of data and the array 
dimension. 
The instructions from the instruction set of LH9124 are compact and are carried 
out at a macro level. These instructions are hardwired in the chip architecture. No 
complex programming for the instructions is required. The instructions are defined in a 
function-level representation. By function-level representation, we mean that the 
instructions are a set of complex arithmetic operations. For example, the instruction 
BFL Y2 consists of a set of complex multiplications and additions to perform the radix-2 
operation. Generally, the DSP application can be partitioned into several function block 
diagrams. The function-level representation of instructions can be directly mapped from 
the function block diagram. In another word, one can assume the function block diagram 
is function-level representation in graphical environment. Thus, no time-consuming 
software coding and debugging process are necessary. Users consider applications only at 
the function block diagram level. A window-based function simulator is provided to help 
40 
users develop DSP applications. 
Another reason for the function block instruction is that the efficiency of parallel 
processing comes mainly from partitioning data and function. The function is already 
built in the data path with an optimized parallel and pipelined structure. Users need only 
to consider the data partition in constructing parallel systems. When the data is well-
partitioned, speed improvements are usually proportional to the number of execution units 
employed. 
System: 
The address generating instruction set of the LH9320 is well-defined for the FFT 
to support both unit-processor and multi-processor systems. Moreover, the LH9124 
includes 4-bidirectional 48-pin 1/0 ports. The four 1/0 port design provides users 
flexibility in system configuration. Users can use this flexibility either to optimize the 
system performance or to reduce the system cost. In addition, a parallel or cascaded 
system architecture can be developed with little or no extra hardware. 
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Figure 11 LH9124 Detailed Block Diagram and Execution Unit. 
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Unified Signal Flow Graph Structure for 1-D to M-D FFT 
The architecture of LH9 l 24 suitably and conveniently matches the concept of the 
unified addressing for the 1-D to M-D FFT algorithm. This section will show that a 
unified Signal Flow Graph (SFG) structure representing the 1-D to M-D FFT can be 
constructed. Conceptually, the M-D FFT algorithm can be easily understood and realized. 
Practically, the unified SFG structure implies the unified 1-D indexing, of data, 
coefficient factor, and bit-reverse for 1-D to M-D FFT implementation and simplifies the 
M-D FFT addressing. 
A novel vector-matrix representation of FFT is proposed in Chapter IV. From the 
Discrete Fourier Transform (DFT) to FFT decomposition, each stage of the FFT can be 
described by three matrices: the right permutation matrix indicating the input 
interconnection, the center matrix indicating the butterfly operation, and the left 
permutation matrix indicating the output interconnection. It can be derived from the 
results obtained in Chapter IV that all the FFTs with the same number of elements 
regardless of dimensions have the same permutation matrices. This means that they share 
the same SFG structure. In addition, the butterfly operation matrices for the K-th vector 
of 1-D to M-D FFTs are the same. These results imply that the indexing for the 1-D FFT 
can be employed for that of the M-D FFT. 
By the well-known DFT to Decimation-In-Time (DIT) FFT decomposition [Ju, 





_ 1(BI(s-J))x ... xFG1(BI(l))xxb (3.1) 
where X and xb, respectively, denote the N-point linear output vector and N-point bit 
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reverse input vector. FGk(BS(j)) represents the k-th stage of the FFT and can be 
expressed as 
FGk(BS(j)) = P1k x BS(j) x P rk (3.2) 
BS(j) is the butterfly operation matrix with radix-2 modules along the diagonal as 
B/O) 0 ... 0 
0 B/l) 0 
BS(j) = I 0 I (3.3) 
.. . .. ... 
0 ... ... B/N12-l) 
where "O" is a 2 by 2 zero matrix and the radix-2 butterfly (see "Fundamental Computing 
Structures: Butterflies" on page 18) module B/n) can be represented by 




i = N_ x Int(-n-) 2' 2s-1 
(3.5) 
lnt(x) denotes the integer part of x. P rk specifies the interconnection between inputs and 
butterfly modules and is a permutation matrix with its element defined as 
Prin,m) = { ~ for m=f,.k(n) (3.6) 
otherwise 
where 




Mod(x)y denotes the modulo operation on the number x with modulo lengthy. Since the 
in-place algorithm is employed, the left permutation matrix P lk is the transpose of the right 
permutation matrix. 
The parallel vector-matrix form for the traditional 2-D FFT implementation with 
SJ S2 
the row length N 1 = 2 , the column length N 2 = 2 , and the total number of the 2-D 
array elements N = N1x N2 can be derived and represented by the following form 
Xe = FGs
2




(BS(J)) X ••• X FG 1(BS(J)) X !hr 
(3.8) 
Where Xe is the N-point vector in the column-major order of the linear output array and 
Jlr is the N-point vector in the row-major order of the bit-reversed input array. PN is a 
transpose matrix to the transform data from the row-major order to column-major order. 
Combining the permutation matrices of Equation (3 .6) with the transpose matrix P N from 










(BS(s 1))x ... xFG1(BS(l))x!br 
(3.9) 
where x; is an N-point vector in the row-major order of the linear output array. A 
detailed derivation of Equation (3.1) through Equation (3.9) will be discussed further in 
chapter IV. 
Comparing Equation (3.9) with Equation (3.1) and setting s=s1+s2' it can be seen 
that the N1 by N2 2-D FFT has the same interconnection structure as the N-point 1-D FFT. 
It implies that both the equations can have the same SFG structure. Moreover, the 
butterfly matrices are the same for the k-th stage of the row FFT, column FFT, and 1-D 
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FFT. 
Figure 12 shows the SFG structure for the 4 by 4 2-D FFT and 16-point 1-D FFT. 
The upper (or the top) value shows the inputs, outputs, and twiddle factors for the 2-D 
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Figure 12 Signal Flow Graph for 4 by 4 2-D FFT and 16-point 1-D FFT 
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Figure 13 Signal Flow Graph for Traditional Implementation of 4 by 4 2-D FFT 
Block Floating-point Arithmetic and Implementation 
The LH9124 implements block floating-point arithmetic to improve the precision 
of computations for a fixed-point processor. The FFT algorithm for its inherent block 
processing structure is suited to block floating-point arithmetic. The block processing 
structure means that the FFT algorithm is decomposed into a pipeline of computing stages 
and that the block output data of the current stage is the block input data of the next stage 
as shown in Figure 3 in page 16. The processor with block floating-point arithmetic can 
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have the advantages of both fixed-point and floating-point. First, the architecture is 
simple because both multiplications and additions are fixed-point. Second, the block 
floating-point can obtain even higher precision than the floating-point with the same word 
length. However, these advantages will be offset by the overhead in computations if the 
scaling problem in block floating-point arithmetic is not well handled. Therefore, it is 
important to know how the M-D FFT is implemented to avoid the scaling problem of 
block floating-point arithmetic and it will be discussed below. 
From Equation (3. 8), the 4 by 4 2-D FFT implementation by the traditional 
approach is expressed as 
Xe = FG2(BI(s2)) x ... x FG 1(BI(l)) x PN 
T 
x FG2(BI(2)) x ... x FG 1(BI(l)) x !r 
(3.10) 
and its SFG structure is shown in Figure 13. The traditional 2-D FFT implementation 
computes the 1-D FFT for each row, transfers the data from the row-major into the 
column-major order, and then computes 1-D FFT for each column. The order of 
computations is from one rectangular block (represented by dotted box) to the other 
rectangular block shown in Figure 13. After the row FFTs, the number of scaling for each 
row vector may be different. The difference in scaling is due to the different bit growth in 
each row. Therefore, the overhead has occurred because the column FFTs cannot be 
directly computed from these data. 
The overhead can be solved by either software or hardware. However, the 
computing time will be increased by the software approach and the hardware complexity 
will be increased by the hardware approach. For example, a vector processor solves this 
48 
problem by employing extra hardware to keep tracking the scale factor for each block and 
the maximum scale factor. The solution by the LH9124/LH9320 is to implement the 
novel approach of implementing the M-D FFT algorithm. The new approach can 
eliminate the scaling overhead by considering the whole array as a data block as shown in 
Figure 12. Only the maximum scale factor has to be kept for each stage. 
Fundamentally, the block floating-point mechanism of the LH9124 consists of two 
parts, the input and the output. The output part is to calculate the maximum magnitude of 
the output data for the current stage of radix operations. Then, a scaling factor is derived 
as a reference value for the input scaling of the next stage. The input part receives the 
scaling factor generated by the previous stage. The number of bits to be shifted right for 
the current input data will be based on the scaling factor and the instruction to be 
executed. Therefore, the data overflow and the precision of integer operations are 
automatically controlled by the block floating-point mechanism. 
CHAPTER IV 
UNIFIED INDEXING OF FFT ALGORITHMS 
It is well-known that the computing efficiency of the FFT comes from the 
recursive factorization of the twiddle factor matrix of the discrete Fourier transform. To 
derive the unified addressing for the one dimensional (1-D) to multidimensional (M-D) 
FFT algorithm, a novel matrix form of factorizing and representing twiddle factor matrix 
will be presented. Then, it will be also presented that all the matrices have their physical 
meaning in the practical implementation. Each stage of the FFT is represented by three 
cascaded matrices. The right permutation matrix specifies the input interconnections and 
defines the input data sequence. The left permutation matrix specifies the output 
interconnections and defines the output data sequence. The middle diagonal block matrix 
performs the butterfly operation and defines the twiddle factor sequence. 
Equivalent relationships of these matrices will be introduced in this chapter. It 
will be shown that one kind of the FFT algorithms can be derived from the other kind of 
the FFT algorithm through the equivalent transform of the matrices. For example, the in-
place bit-reverse inputs and linear outputs (BI/LO) FFT can be derived from the in-place 
linear inputs and bit-reverse outputs (LI/BO) FFT and vice versa. For definiteness, this 
chapter discusses the decimation-in-time (DIT) FFT only. Essentially, all the results can 
be extended to the decimation-in-frequency (DIF) FFT in a straightforward manner. 
From the novel vector-matrix representation, an equivalent relationship between 
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1-D and M-D FFTs by employing the equivalent transformation of the matrices can be 
also derived. Therefore, it can be obtained that the signal flow graph (SFG) structure of 
the 1-D FFT can be used to represent that of the M-D FFT regardless of the dimension, if 
the total number of elements is the same. The radix-2 FFT is used as an illustration in the 
discussion, although the implemented approach can be extended to an arbitrary mixed 
radix FFT. 
The unified indexing for 1-D to M-D FFT algorithm has been implemented in the 
array processor chip set, namely the LH9124/LH9320 developed by Sharp 
Microelectronics Technology. It can be seen from the chip set implementation that the 
computing time of the FFT is independent on the dimension of the FFT. Thus, both the 
256 by 256 point 2-D complex FFT and the 64K 1-D complex FFT have the same 
computation time. 
1-D Bit-reverse Inputs And Linear Outputs FFT 
The DFT of an N-point sequence { x(n)} is defined by 
N-1 
""" nk X(k) = L.J x(n) W N for 0 ~ k < N -1 and wk = e -2rcj1N (4.1) 
n=O 
and its parallel form can be represented by the vector-matrix equation as 
X(O) I I 0 1 WN WN ... N-1 WN 11 x(O) 
0 2 W2(N-l) x(l) X(l) I = 1wN wN ... N (4.2a) 
... ... 




The structure of the FFT will be based on factorization of the twiddle factor matrix W N 
For the Bl/LOFFT, WNis factorized from the right first by the bit-reverse matrix Pbr as 
, 
WN = WN X Pbr (4.3a) 
For the LI/BO FFT, W N is factorized from the left, first as 
,, 
WN = pbr X WN (4.3b) 
, 
By recursively decomposing the twiddle factor matrix WN , the vector-matrix 
form of the 1-D BI/LOFFT with the length N=2s can be derived as follows 
X = FG/Bl(s))xFGs-I(Bl(s-l))x ... xFG1(Bl(l))xPbrx-! (4.4) , 
= fft x -!b 
where X and xb, respectively, denote the N-point linear output vector and N-point bit-
reverse input vector (see "1-D Data Sequence: Linear and Digit-reverse" on page 21). 
The matrix FGk(BJ(k)) denotes the k-th radix-2 butterfly stage of the BI/LOFFT. The 
chapter will show the further partition of the butterfly stage matrix into three matrices as 
FGiBI(k)) = P1k x Bl(k) x P rk (4.5) 
Some essential physical meaning in FFT algorithm implementation can be found 
through the three-matrix representation of the butterfly stage. The right permutation 
matrix P rk and the left permutation matrix P lk can specify the input data sequence and 
the output data sequence of the stage, respectively. The center block diagonal matrix 
Bl(k) performs the radix-2 butterfly operations of the k-th stage and specifies the twiddle 
factor sequence. It is defined as 
bik(O) 0 0 
0 
Bl(k) = 0 bik(l) ... 
0 0 ... bik(N12-1) 
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(4.6) 
where "O" is a 2 by 2 zero matrix and the radix-2 butterfly module bik(n) along the 
diagonal of BI ( k) is defined as 
bik(n) = [w~ W ~i 
WN -W~ 






The function Jnt(x) denotes the integer part of the real number x. P rk specifies the 
interconnection between inputs and butterfly modules and is an N by N permutation 
matrix with its elements defined as 
P,t<n, m) = l ~ for n = s :.'i _ k x Mod ( m) 2s + 1 _ k + In { s ~ _ k) 2 2 (4.8) 
otherwise 
where Mod(x)y denotes the modulo operation on the number x with modulo length y and 
is defined as 
Mod(x)y = x- 1n{~) x y (4.9) 
Similarly, Pzk specifies the interconnection between outputs and butterfly modules with its 
elements defined as 
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P1k(n, m) = l ~ for m = ~ k x Mod(n)2s+I-k +Int( nl k) 2s + - 2s + -
otherwise 
(4.10) 
The bit-reverse matrix is also an N by N permutation matrix with its elements defined as 
Pbk(n, m) = { ~ for n = br(m) 
otherwise 
(4.11) 
where br(m) denotes the bit-reverse operation on the index m with the number of bits s as 
follows: 
br(m)s = br(ms_Jms_ 2 ... m1m0)s = m0m1 ... ms_ 2ms-l (4.12) 
1-D Linear Inputs And Bit-reverse Outputs FFT 
The vector-matrix form of the 1-D LI/BO FFT with the length N=25 can be 
obtained by further factoring the twiddle factor matrix W~ in Equation (4.3b) as follows: 
K = Pbr x FG1(BL(s)) x FG2(BL(s- l)) x ... x FGs(BL(l)) x ~ (4.13) 
Multiplying Pbr to both sides of Equation (4.13), we have 
" xb = pbr xx = fft x ~ (4.14) 
As the BI/LOFFT case, the k-th butterfly stage of the LI/BO FFT can be further 
decomposed into three cascaded matrices 
F G ( s + 1 - k) (BL ( k)) = pl( s + 1 - k) x BL ( k) x pr( s + 1 - k) (4.15) 
BL(k) is the butterfly operation matrix of the k-th stage. Its input interconnection matrix is 
represented by Pr(s+ J-k) and its output interconnection matrix is P1rs+I-kJ· The fundamental 
difference between the BI/LO and LI/BO structures is the definition of the butterfly 
operation matrix. The butterfly operation matrix for the LI/BO FFT is defined as 
blk(O) 0 0 
0 
BL(k) = 
0 blil) ... 
0 0 ... blk(N12-l) 
The radix-2 butterfly module b!Jtn) of BL(k) is defined as 
blk(n) = ~ WN 
[
WO i l 
WN -W~ 
with i = br(mod(n)2k-1)s-l 




The previous two sections have shown that each stage of BI/LO and LI/BO FFT 
algorithms can be represented by three cascaded matrices. In software or hardware 
realization of the FFT, these matrices can represent input, output and twiddle factor 
addressing sequences. In this section, some equivalent relationship of these matrices will 
be shown. Through these equivalent algorithms, it can be seen that one kind of FFT 
structure can be derived from the other kind of the FFT structure. After transformation, 
the new three cascaded matrices also denote the three addressing sequences for the FFT 
stage. The last two sections employ these equivalent relationships to M-D FFT. Some 
salient results can be obtained such as the unified 1-D FFT addressing sequence to 
implement the M-D FFT. 
The following will list the theorems that describe the equivalent relationship of the 
input data, output data, bit-reverse and the twiddle factor matrices [Ju, 1993]. 
Theorem 1: (Input Interconnection Operation) 
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pr(Mmod(i+j-n) = PrixPrj for l~i~s and l~j~s (4.18) 
where Mmod(x) is a modified modulo operation function defined as 
( x-1) Mmod(x)y = x-Int -y- xy (4.19) 
Theorem 2: (Output Interconnection Operation) 
Pz(Mmod(i + j- J)s) = Pu x Pzj for 1 ~ i ~ s and 1 ~j ~ s (4.20) 
Theorem 3: (Input and Output Interconnection Equivalent) 
Prk = Pz(s+2-k) and Pzk = pr(s+2-k) (4.21) 
Theorem 4: (Bit-Reverse Equivalent) 
Pzk = Pbr x Prk x Pbr and Prk = Pbr x Pzk x Pbr (4.22) 
Theorem 5: (Equivalence between Bl/LO and LI/BO Butterfly Matrices) 
Bl(k) = PrsxPbrxBL(k)xPbrxPzs (4.23a) 
and 
BL(k) = PrsxPbrxBI(k)xPbrxPzs (4.23b) 
A variety of FFT algorithms can be obtained by changing the order of the input 
and the output data sequences or by changing the order of butterfly matrix computations. 
Two examples are given in the following. 
A. Example of Deriving Constant Geometry FFT from In-Place FFT. 
The vector-matrix form of a 16-point in-place LI/BO FFT can be obtained from 
Equation (4.13) and (4.15) and expressed as 
Pbr x X = P11 x BL(4) x Prl x P12 x BL(3) x Pr2 x P13 
x BL(2) x Pr3 x P14 x BL(l) x Pr4 x-! 
(4.24) 
It can be derived from Theorem 1, 2 and 3 that 
prl x Pz2 = pr2 x P13 = pr3 x P14 = pr4 x Pu = pr4 
Thus, Equation (4.24) becomes 
Pbr x X = Pu x BL(4) x Pr4 x Pu x BL(3) x Pr4 x Pu 




Equation (4.26) represents constant geometry 16-point LI/BO FFT. Similarly, constant 
geometry BI/LO FFTs can be derived from in-place Bl/LO FFTs. 
B. Example of Deriving In-Place LI/BO FFT from In-Place BI/LOFFT 
The vector-matrix form of a 16-point in-place BI/LOFFT can be obtained from 
Equations ( 4.4) and ( 4.5) and represented by 
X = P14 x B/(4) x Pr4 x P13 x B/(3) x Pr3 x P12 
x B/(2) x Pr2 x P11 x BI(l) x Prl x Pbr x :r: 
(4.27) 
Using BL(i) to replace Bl(i) by Equation (4.23a) and using Equations (4.19)-(4.22) to 
reduce the number of matrices, we can transform Equation ( 4.27) into 
X = Pbr x BL(4) x Pr4 x BL(3) x Pr4 x BL(2) x Pr4 x BL(l) x Pr4 x :r: (4.28) 
Multiplying Pbr to both sides of Equation ( 4.28) and using the equivalent relationship of 
Equation ( 4.25), the equation of the 16-point in-place LI/BO FFT can be obtained as 
shown in Equation (4.24). 
Formulation of Vector Matrix Form of 2-D DFT 
For a 2-D array (N 1, N2), the 2-D DFT by the row-column approach over the 
region is defined as 
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N2-l[ N1-l l 
X(k1,k2) = n"'[;O n"[;/(n1,n2)W:/1 w;:,k, (4.29) 
for 0 45: k1 45: N1 and 0 45: k2 45: N2 
The parallel vector-matrix form of the 2-D DFT can be expressed as 
Xco TWC 0 0 TWr 0 0 r ...... . ..... Xro 
xcl 0 TWC ...... 0 0 TWr ...... 0 r Xr] 
= Pr I (4.30) ... . .. . ..... . .. 
... ... . ..... . .. 
Xc(N1 - J)I I o 0 ...... TWcl 0 0 .. . .. . TWr x;(N2 - 1) 
where TW7 and TWc denote the twiddle factor matrices for the row DFT and column DFT, 
respectively. xri is the i-th row of the input array and Xcj is the j-th column of the output 
SI Sz 
array. Set the row length N1 = 2 , column length N2 = 2 , and total elements 
N = N 1 x N 2 . The transpose matrix PT is employed to transform the 2-D array from 
row-major order to column-major order and is also a permutation matrix expressed as 
Pr = p r(s I+ J) and 
-1 p 
Pr = l(s1 +1) (4.31) 
2-D Linear Inputs And Bit-reverse Outputs FFT 
The vector-matrix form for the 2-D LI/BO FFT implementation of Equation ( 4.30) 




XbcO l rcfft 0 ...... rfft 0 ... ... 0 T Xro 
xbcl 0 cfft ...... 0 rfft ... ... 0 T Xr] 
... . ........... I (4.32) 
... ... ... ... ... 
Xbe(N1 - 1)1 Lo 0 ...... cff~ 0 0 ...... rfft 
T 
Xr(N2 - l) 
where Xbci is the i-th column of the 2-D bit-reverse output array. rift and clft can be 
represented by Equation (4.13) with length N1 and N2' respectively. It can be derived that 
the N2 rifts can be implemented by the first s1 stages of the N-point 1-D FFT and the N 1 
cffts by the first s2 stages of the N-point 1-D FFT. Thus, Equation (4.32) yields 
Xbe = FG 1(BL(s2)) x FG2(BL(s2 -1)) x ... x FGs (BL(l)) x PT (4.33) 2 
x FG1(BL(s 1)) x FG2(BL(s 1 -1)) x ... x FGs 1(BL(l)) x !~ 
Where Xbe is the N-point output vector and!~ is the N-point input vector shown in 
Equation ( 4.32). Combining the transpose matrix PT with the row FFTs and using 
Theorem 1, 2 and 3, Equation (4.33) can be transformed into a new form of the 2-D FFT 
structure 
Xbe = FG 1(BL(s2)) x FG2(BL(s2 -1)) x ... x FGs2(BL(l)) (4.34) 
x FGs
2
+1(BL(s 1)) x FGs2 +i(BL(s1 -1)) 
X ••• X FG Si+ s
2
(BL(J)) X Xe 
where xe is an N-point vector in the linear column-major order of the input array. 
Comparing Equation (4.34) with Equation (4.13) and settings= s1+s2' we can see 
that the N 1 by N2 2-D FFT has the same interconnection (butterfly) structure as the N-point 
1-D FFT. In another word, they can have the same Signal Flow Graph structure. Figure 
14 shows the SFG structure of the traditional row-column 4 by 4 2-D LI/BO FFT 
implementation. Figure 15 shows the LI/BO SFG structure of the 4 by 4 mapped 2-D FFT 
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and 16-point 1-D FFT. The top indexing represents the inputs, outputs and twiddle factors 
for the 2-D case and the bottom indexing is for the 1-D case. The index "i" shown in the 
figure denotes the twiddle factor W1~ . It can be seen that the twiddle factor matrices are 
the same for the k-th stage of the row FFT, column FFT and 1-D FFT. The twiddle factor 
addressing sequence can be obtained from Equation ( 4.17). The input and the output 
interconnections (butterfly) are the same for the 1-D and 2-D FFTs with the same number 
of points and the addressing sequences can be obtained from Equations (4.8) and (4.10). 
2-D Bit-reverse Inputs And Linear Outputs FFT 
The vector-matrix form of the BI/LO 2-D FFT can be derived in a similar way to 
that of the LI/BO 2-D FFT. If the TWr and TWc of Equation (4.30) are implemented by 
Equation (4.4), then Equation (4.30) can be transformed into the following form 
Xe= FG
52
(BI(s2))xFG52 _ 1(BI(s2 -l))x ... xFG1(BL(l))xPT (4.35) 
x FG
51
(BL(s 1)) x FG 51 _ 1(BL(s 1-1)) x ... x FG1(BL(l)) x Xbr 
where Xe is an N-point vector in the column-major order of the linear output array and 
xbr is an N-point vector in the row-major order of the bit-reverse input array. Combining 
the transpose matrix PT with the column FFTs and using Theorem 1, 2 and 3, Equation 






(BI(s2)) x FG 51 + 52 _ 1(BI(s2 -1)) x ... x FG 51 + 1(BL(l)) (4.36) 
x FG 5 /BL(s 1)) x FG 51 _ 1(BL(s 1 -1)) x ... x FG1(BL(l)) x Xbr 
where XT is an N-point vector in the row-major order of the linear output array. As the 
LI/BO case by comparing Equation ( 4.36) with Equation ( 4.4), the N1 by N2 2-D FFT has 
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the same interconnection structure as the N-point 1-D FFT. Moreover, the butterfly 
operation matrices are the same for the k-th stage of the row FFT, column FFT and 1-D 
FFT. Figure 16 shows the SFG structure of the traditional row-column 4 by 4 2-D BI/LO 
FFT implementation. Figure 17 shows the LI/BO SFG structure of the 4 by 4 mapped 2-
D FFT and 16-point FFT. 
2-D FFT 
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Fi2ure 15 Signal Flow Graph of LI/BO 4 by 4 2-D Mapped & 16-point 1-D FFTs 
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Figure 17 Signal Flow Graph of BI/LO 4 by 4 2-D Mapped & 16-point 1-D FFTs 
CHAPTERV 
WINDSP: A BLOCK ORIENTED WINDOW-BASED 
DSP ENVIRONMENT 
WinDSP is a comprehensive software development system which was developed 
by the author for Sharp LH9124/LH9320 DSP chips. WinDSP is an integrated software 
development environment for information processing and data visualization executing 
under Microsoft Windows. It is also intended to manage the complete development of 
real-time DSP applications, from conceptualization and prototyping, to implementation in 
real-time hardware. WinDSP components include visual function-level representation of 
LH9124 instruction set, an interactive user application development editor (see Figure 
18), an external LH9320 address generator package (see Figure 20), and a text/graphics 
data display window. Although the software is not able to perform real-time simulations, 
the user can still analyze data for real-time algorithms in real-time environment and in 
nearly real-time mode. It is also intended to ease code development for architectures that 
are not easy targets for conventional compilers. WinDSP supports users with varying 
levels of sophistication. The algorithm designer with little knowledge (or interest) in real-
time DSP architectures can quickly and easily produce a simulation or real-time prototype 
using function blocks from the simulator. The program is also intended to minimize the 
system design tum-around time and eliminate the time-consuming software coding and 
debugging. This software is designed to be targetable in two ways. First, it can 
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synthesize FFT algorithms for a variety of array signal architectures, where the user 
specifies the function block diagram of the architecture. Second, it can target custom 
system configuration development in which the function block features are next inherited 
by the system application design. At the highest level, an algorithm is described using a 
hierarchical block diagram. Once the application is partitioned into the components of the 
function block diagram, the function-level representation of instructions will be directly 
mapped from the function block diagram to the system application. At the lowest level, 
the user can either simulate the algorithm, simulate the target architecture or download the 
instruction code and parameters from the simulator to the hardware system for real-time 
simulation. 
A number of other block-diagram systems for DSP have appeared in recent years. 
Four commercially available programs are BOSS [Shanmugan, 1987] from the University 
of Kansas, DSPlay from Burr-Brown, Signal Processing Worksystem (SPW) from 
Comdisco and the Hypersignal-DSP from Hyperception. Hypersignal-DSP supports both 
real-time and non-real-time types of DSP. Hypersignal-DSP provides virtually limitless 
simulation, analysis, design, and support for a number of optional plug-in DSP/acqusition 
hardware cards to what is referred to as "associated Real-Time Signal Processing." BOSS 
and SPW, on the other hand, were both strictly simulation systems, not aimed at real-time 
implementations. BOSS is particularly distinguished for its project management 
facilities. DSPlay is a PC-based system for both simulation and code generation (for the 
AT&T DSP32). All the systems could benefit from using the Unified Indexing of FFT 
Algorithms technique presented in Chapter IV. 
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Function block diagrams for simulation actually have a long and distinguished 
history, testifying to their attractiveness to the DSP community. A number of systems 
were proposed or built in the 1960's [Dertouzous, 1969], [Gold and Rader, 1969] and 
1970's [Crystal and Kulsrud, 1974], [Korn, 1977]. The object-oriented approach applied 
in them makes these systems easy to simulate finite register-length effects; WinDSP relies 
on a simulation of the target hardware to accomplish the same objective. All of the 
systems are aimed at simulation, not real-time implementation, and most perform the 
scheduling at run-time, which is usually not practical in real-time implementations. The 
discrete Fourier transform is widely used for digital filtering and spectrum analysis, the 
effects of finite register length in DFT calculations are important. In the case of digital 
filters, however, a precise analysis is useful for estimates of the effect of arithmetic 
roundoff. Often a simplified analysis based on modifying the results by truncation is 
sufficient for the purpose of choosing the required register length for computing the 
Fourier transform. 
The WinDSP Model 
Graphical representation of computer program is a controversial topic. For 
general-purpose programming, many experimental systems have been disappointing. An 
example is Pict [Glinert and Tanimoto, 1984], a visual programming system in which 
entire programs are built graphically. However, many such systems go to the extreme in 
an attempt to express everything graphically, resulting in complexity limitations, cryptic 
and cumbersome representations for user and an arbitrary selection of symbols to 
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represent concepts that have no natural visualization. WinDSP software, depicted in 
Figure 18, uses graphical icons to represent the high-level structure of the program, 
leaving many details to programming of salient features. These features allow easy setup 
of the built-in instruction set and data flow configurations. The graphical representation 
of the data flow organization is simply a line linking two graphical icons on the screen of 
the program. The author makes no claim that a graphical representation of this type is 
suitable for all applications, however, the author is deeply convinced that this approach is 
suitable for applications that use the entire LH9124/LH9320 chip set functions. 
Fi2ure 18 Graphical Icons of WinDSP Software. 
There are 27 graphical icons in WinDSP software shown in Figure 18. Each 
graphical icons represents the function-level representation of LH9124 instruction set. 
There are five categories of LH9124 instructions set (see "The LH9124 Instruction Set" 
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on page 35). The first fly-out menu, starting at the top, consists of function-level 
representation of LH9124 instruction set for DSP categories. The second fly-out menu 
consists of function-level representation for the CAI categories. The third fly-out menu 
consists of function-level representation for VLI categories. The fourth fly-out menu 
shows the GPI categories function-level representation. The last fly-out menu consists of 
the signal generator function and text/graphics display function. The signal generator 
function allows the user to create sample data for the application algorithms and the text/ 
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Fi2ure 19 The WinDSP Software Architecture 
The WinDSP software architecture is depicted schematically in Figure 19, was 
developed primarily to implement unified indexing technique and help demonstrate the 
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equivalent relationship of function-level representation and the Unified Indexing of FFT 
algorithms (see CHAPTER IV on page 49). On the other hand, the WinDSP is used to 
improve productivity, promote software reuse in a wide variety of application domains 
and facilitate multidisciplinary problem solving. 
In Figure 19, the function instructions of the LH9124 DSP are the core of the 
WinDSP simulation. These function instructions are coded as Dynamic Link Libraries 
(DLL) or WinDSP function libraries. When WinDSP calls for an instruction, the function 
library of that instruction is loaded into the program and released immediately when the 
instruction is no longer required by the main program (i.e the WinDSP Graphical User 
Interface module). This frees up the computer memory. The WinDSP Graphical User 
Interface module (see Figure 18), acts as a program manager to handle communication 
with all the other modules. The LH9124 simulator module and the LH9320 address 
generator simulator module were first developed running under Disk Operating System 
(DOS) environment. The LH9124 DOS simulator software simulates the functional 
behavior of LH9124 Digital Signal Processor's entire instruction set. The LH9320 DOS 
simulator is a menu-driven software that is used in conjunction with the LH9124 
simulator. It generates address patterns and displays or prints the resulting addressing 
sequence values. The WinDSP software uses the LH9320 DOS simulator to generate the 
addresses for its simulation. The setup and configuration of the LH9124' s signal 
parameters from the WinDSP can be ported to the Evaluation Module Board (EVM). 
Lastly, users upload and download module allows users to upload external sample data for 
analysis and evaluation, as well as download simulated data to their hardware system. 
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WinDSP also simulates the LH9124 DSP chip's characteristics and have 
functionality similar to the LH9124 DOS simulator, except WinDSP is Windows-based 
Graphics User Interface and easy to use. Figure 20 shows the initial start-up menu of the 
LH9320 DOS simulator when executed. There are seven selections in that start-up menu: 
(1) Edit program memory, (2) Edit channel length/overlap memory, (3) Edit configuration 
memory, (4) Execute the setup memory, (5) Display/print the address memory, (6) Save/ 
load setup memory, and (7) Return to DOS (Exit the program). Since the LH9320 is not 
the main focus of the thesis, the author makes no attempt to discuss in detail the function 
of each selection. Further discussion of LH9320 DOS simulator software can be found in 
SHARP LH9320 RTS User's Guide . 
••••••••• LH93Z0 ADDRESS GEHERATOR SIHULATOR •••••••••• 
LH93Z0 RTS HEHORY HAP 
[!] EDIT PROGRAH HEHORY 
~ EDIT CHAHHEL LEttGTH/OUERLAP HEHORY 
~ EDIT COHFIGURATIOH HEHORY 
~ EXECUTE THE SETUP HEHORY 
~ DISPLAY/PRIHT THE ADDRESS HEHORY 
~ SAUE/LOAD SETUP HEHORY 
~ RETURH TO WIHDOWS ~ 
COHE HEGABYTES UERSIOH) 
[ Click mouse on selection box or Press number for selection l 
Figure 20 LH9320 Simulator Memory Map Menu 
WinDSP software provides two levels of simulation which are Block-Level 
71 
simulation and System-Level simulation. The Block-Level simulation, known as low-
level simulation, is used mostly for algorithmic applications analysis, whereas the 
System-Level simulation (high-level) allows the user to map simulated block diagrams to 
a system application. Thus, WinDSP can be used for both system application 
development and algorithm development. 
Equivalent Relationship of the Function-Level Representation 
The instructions of the LH9124 are defined with a function-level representation. 
There are two salient features for the function-level representation of instructions. First, 
the instructions can be obtained directly from the algorithm to instruction mapping. 
Second, the instructions are optimized in the function-level representation. Therefore, 
users can easily use the chip set to obtain the optimum performance for their applications. 
From the previous chapter, the FFT algorithm is represented by the general vector-
matrix form. The 1-D FFT with length N = 2s is derived as 
X = FG 5(BS(s))xFG5 _ 1(BS(s-l))x ... xFG1(BS(l))xJb (5.1) 
and the 2-D FFT with length N1 by N2 is derived as 








(BS(s 1)) x ... x FG1(BS(l)) x Jbr 
(5.2) 
The mapping relationship of Equation (5.1) and Equation (5.2) to the function-level 
representation of LH9124 instructions for the FFT algorithm can be further discussed and 
is best illustrated with 1-D 16 point FFT and 2-D 4 by 4 FFT examples. Using the 
Equation (5.1), the vector-matrix form for the 1-D 16-point FFT can be represented by 
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X = FG4[B/(4)] x FG3[B/(3)] x FG2[BI(2)] x FG 1[BI(l)] x !b (5.3) 
and using Equation (5.2) the vector-matrix for 4 by 4 2-D FFT can be represented by 
T T x r = FG4[B/(2)] x FG3[BI(l)] x FGi(B/(2)] x FG j[BI(l)] x ! r (5.4) 
Further expansion each terms of Equation (5.3), it becomes 
X = P14 x B/(4) x Pr4 x P13 x B/(3) x Pr3 x P12 
x B/(2) x Pr2 x Pu x Bl(l) x Prl x Pbr x ! 
and Equation ( 5 .4) becomes 
T 
Xr = P14 x B/(2) x Pr4 x P13 x Bl(l) x Pr3 x P12 
T 
x B/(2) x Pr2 x Pu x Bl(l) x Prl x Pbr x !r 
(5.5) 
(5.6) 
Notice that the permutation matrix, P1k and Prk (where k = 1, 2, 3, 4) of Equations (5.5) 
and (5.6), will have the same indexing sequence (see CHAPTER IV on page 49). 
Appendices A and B, showed the how the unified indexing is computed for 16-point 1-D 
FFT and 4 by 4 2-D FFT vector matrix respectively. The computed unified indexing 
sequences are listed Table XVII shown in Appendix C. In Appendix B, it shows that the 
indexing sequences of left and right permutation matrices for 4 by 4 2-D FFT vector 
matrix are equivalent to 1-D FFT for the same number of point. Thus, the example has 
proof that all the M-D FFT indexing can be simplified and implemented by 1-D indexing. 
The Signal Flow Graph of 16-point 1-D FFT and 4 by 4 2-D FFT is illustrated in 
Figure 17. Equations (5.3) and (5.4) show that the 16-point FFT can be factored into four 
cascaded stages with radix-2 butterfly (see Figure 21). Table VII lists the LH9124/ 
LH9320 instructions associated with computing the 16-point 1-D FFT and 4 by 4 2-D 
FFT. These instructions are also correspond directly to the Equations (5.5) and Equation 
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(5.6). The execution instructions are BFL Y2 because of radix-2 FFT algorithm is 
implemented. The instruction BF2k (where k = 0, ... , log2[N]-l) generates the address 
sequences for each (j + 1) stage, and the indexing sequences of permutation matrices 
Pr(k+IJ or P1(k+IJ· The instruction TF2j (wherej = 0, ... , log2[N]-l) generates the twiddle 
factor sequences for each (j + 1) stage corresponding to the diagonal sequence of the 
butterfly operation matrices BS(j+ 1). 
Table VII: Two FFT Examples using Radix-2 with LH9124/LH9320 Instructions 
16-point 1-D FFT 4 by 4 2-D FFT 
Stage Instr. Input Twiddle Output Instr. Input Twiddle Output 
1 BFLY2 RBFO TF20 BF20 BFLY2 RBFO TF20 BF20 
2 BFLY2 BF21 TF21 BF21 BFLY2 BF21 TF21 BF21 
3 BFLY2 BF22 TF22 BF22 BFLY2 BF22 TF20 BF22 
4 BFLY2 BF23 TF23 BF23 BFLY2 BF23 TF21 BF23 
The address patterns for each instruction in Table VII is shown in Table VIII. 
Compare the address pattern generated by the LH9320 in Table VIII and the address 
pattern in Table XVII (see APPENDIX Con page 109), you will find that both address 
sequences are same. Thus, from Equations (5.5) and (5.6), the permutation matrix P14 and 
Pr4 correspond to BF23. The permutation matrix Pz3 and Pr3 correspond to BF22. The 
permutation matrix Pz2 and Pr2 correspond to BF21. The permutation matrix P11 and Prl 
correspond to BF20 and finally the permutation matrix Pbr corresponds to RBFO. 
Likewise, the vector matrix B/(4) has the same pattern as TF23. The vector matrix B/(3), 
B/(2), Bl(l) corresponds to TF22, TF21 and TF20, respectively. The vector matrix x of 
Equation 5.5 is the input vector. Table IX shows the direct mapped relationship between 
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the LH9320 instruction and permutation matrix of unified indexing. 
Table VIII: Address Patterns for LH9320 Instructions 
Stage 1 2 3 4 
Index RBFO TF20 BF20 BF21 TF21 BF22 TF22 BF23 TF23 
0 0 0 0 0 0 0 0 0 0 
1 8 0 1 2 0 4 0 8 0 
2 4 0 2 4 0 8 0 1 0 
3 12 0 3 6 4 12 0 9 4 
4 2 0 4 8 0 1 0 2 0 
5 10 0 5 10 0 5 4 10 2 
6 6 0 6 12 0 9 0 3 0 
7 14 0 7 14 4 13 4 11 6 
8 1 0 8 1 0 2 0 4 0 
9 9 0 9 3 0 6 2 12 1 
10 5 0 10 5 0 10 0 5 0 
11 13 0 11 7 4 14 2 13 5 
12 3 0 12 9 0 3 0 6 0 
13 11 0 13 11 0 7 6 14 3 
14 7 0 14 13 0 11 0 7 0 
15 15 0 15 15 4 15 6 15 7 
Table IX: Equivalent Relationship of Unified Indexing and LH9320 Instruction Set 
Stage 16-point 1-D FFT 4 by 4 2-D FFT 
(k) Inst. P1k BI(k) Prk Inst. P1k BI(k) Prk 
1 BFLY2 BF20 TF20 RBFO BFLY2 BF20 TF20 RBFO 
2 BFLY2 BF21 TF21 BF21 BFLY2 BF21 TF21 BF21 
3 BFLY2 BF22 TF22 BF22 BFLY2 BF22 TF20 BF22 
4 BFLY2 BF23 TF23 BF23 BFLY2 BF23 TF21 BF23 
75 
UiW 
11..:::; 1i..un ,oun i.i,n1uu,. u~•t" .Ilt 
4sm.0s· ... 
-~1>:,w~1····•·•'•·•'''•'•,-... '•~ ~ :;.~_.. !~~ 1131 
f"" 
Figure 21 Function Block Diagram of 1-D 16-point & 2-D 4 by 4 FFT Computation 
WinDSP Function-Level Representation Mapping 
The WinDSP has two levels for user to develop DSP applications. They are the 
block and system level. Once the application algorithm has been built in the block level, 
the system level will inherit all the configurations, parameters and setup of the LH9124 
chip set. On the start-up of WinDSP, the block level working environment is default. The 
user starts building algorithm application at this stage. After finishing building the 
algorithm, the user can simulate the application and goes on to the system level working 
environment to build the system related application. To illustrate how WinDSP works, 
the 16-point 1-D FFT example showed in Table VII will be presented. As shown in 
Figure 21, the radix-2 icons, signal generator icon and the display icons were selected 
from the DSP and SPEC fly-out menu (see Figure 18). Each icon is arranged in the block 
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level working environment as shown in Figure 21. A line between two icons indicates 
data path connection. This can be done by selecting the line menu button and drawing the 
line between two icons. The signal generator window is called when the left mouse 
button is double clicked on the signal generator icon (see Figure 22). The input sample 
data can be generated by selecting the signal generator menu and the external data can be 
loaded by selecting the load data button. An arbitrary value can be entered for the input 
data frequency range. The value for magnitude range, which must be less than 1 and 
greater or equal to -1. In the FFT algorithm, two types of input data are needed in order to 
compute the algorithm. The next input data must be the coefficient data and which can be 
generated by using the signal generator program. The default screen of Figure 22 shows 
generating real data screen. The imaginary data screen can be called by clicking on the 
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Figure 22 WinDSP Signal Generator Program Window 
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The next step of block level design is to set up the signal configuration of LH9124 
and generate the address pattern from LH9320 DOS simulator. By double clicking on the 
radix-2 icon, a configuration setup window will appeared as shown in Figure 23. 
Fhrnre 23 WinDSP Signal Configuration Window 
In Figure 23, the input, coefficient and output port are data files in WinDSP. But in the 
hardware design, these ports are connected to the physical memory. The address ports 
consist of the address sequence for the FFT operation. The read address, coefficient 
address and write address ports are used for reading the input address file, coefficient 
address file and output address file. This is done according to Table VII and these files 
are indexing the data for the LH9124 instruction. In this case, its indexed for radix-2 
operation. Figure 23 shows the signal configuration setup of the first stage of 16-point 
radix-2 operation. The signal setup for the subsequent stage will have the same window 
menu but the data file and the address file will be different. The output data file is always 
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used by the input port of the next stage. 
Once the signal configuration and parameters are setup, the program is ready for 
execution. Click on the Start button and the software will compute the example 
application, in this case the 16-point FFT algorithm using radix-2 butterfly. Finally, the 
user can examine the computed data by clicking at the Display/Print icon. A window will 
appear as shown in Figure 24, and display the result (in spectrum graphic) of that stage 
where display icon is connected. The top menu bar of the window will show to which 
stage it is connected. The port display window can also display the result in hexadecimal 
value if the Data button is clicked. 
Figure 24 WinDSP Port Display Window 
WinDSP is a very useful tool that has been used by major companies, like G.E. 
Medical, Catalina Research, Scientific Atlanta, Baka Corporation and Signal Science. 
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Example of 2-D FFT Application 
The function block diagram for spectrum sharpening (it is also known as 
frequency domain filtering) of a lK by lK 2-D image is shown in the left column of 
Figure 25. Assume that the row and column FFTs are implemented represented by 
4@16@16. The notation "@" represents the cascaded operation. The SFG structure of 
the 2-D FFT (see Figure 17) is represented by 4@16@16@4@16@16 with 1 Mega 
elements. It can be seen from Figure 25 that once the function block diagram of the 
desired application is defined, the required instructions can be directly obtained from the 
function block diagram to function-level representation of instruction mapping. 
Vector Input 
Radix-4 Radix-16 Radix-16 lKby~ II- RowFFT RowFFT RowFFT RowFFT 
(BFLY4) (BFLY16) (BFLY16) 
Radix-4 Radix-16 Radix-16 






Radix-4 Radix-16 Radix-16 
lK by lK I II- I Column IFFT Column IFFT Column IFFT Column IFFT (BFLY4) (BFLY16) (BFLY16) 
Radix-4 Radix-16 Radix-16 
lK by IK II- Row IFFT Row IFFT Row IFFT Row IFFT (BFLY4) (BFLY16) (BFLY16) 
Vector Output 
---
Figure 25 Block Diagram of lK by lK Image Spectrum Sharpening 
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The problem of the 2-D lK by lK image spectrum sharpening can be implemented 
by the chip set with 13 instructions as listed in Table X. Each function block is executed 
by one LH9124 instruction and three associated LH9320 instructions to control the input, 
output and coefficient data transfers. The 13-instruction implementation can be optimized 
into a 12 instruction implementation because the complex multiply and radix-4 column 
IFFT stages can be combined into one stage executed by the BWND4 instruction. The 
BWND4 is one of the LH9124 chip set instructions. It performs both the windowing 
operation as well as the radix-4 algorithm. Windowing can be considered as a complex 
multiply operation. 
Table X: Spectrum Sharpening of a lK by lK 2-D Image 
LH9124 LH9320 
Stage Execution Inputs Coefficients Outputs 
Instructions 
1 BFLY4 RBFO TF40 BF20 
2 BFLY16 BF22 MXT4160 BF22 
3 BFLY16 BF26 MXT4161 BF26 
4 BFLY4 BF210 TF40 BF210 
5 BFLY16 BF212 MXT4160 BF212 
6 BFLY16 BF216 MXT4161 BF216 
7 CMUL BF20 BF20 BF20 
8 BFLY4 RBFO TF40 RBFO 
9 BFLY16 BF22 MXT4160 BF22 
10 BFLY16 BF26 MXT4161 BF26 
11 BFLY4 BF210 TF40 BF210 
12 BFLY16 BF212 MXT4160 BF212 
13 BFLY16 BF216 MXT4161 BF216 
It should be noted from Figure 25 that the 2-D FFT is implemented in the row-
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column order and the 2-D IFFT in the column-row order. The reason for this is that the 
row and column indices are swapped when the 2-D bit-reverse addressing is applied. 
Therefore, if the inputs are in the column-major order, the outputs after the 2-D FFT will 
be in the row-major order. Similarly, the row-major order inputs will imply the column-
major order outputs after the 2-D IFFT. Thus, the column-major order inputs imply the 
column-major order outputs after FFT and IFFT operations. A similar comment can be 
extended to the M-D case. 
CHAPTER VI 
EVALUATION OF RESULTS AND PERFORMANCE COMPARISON 
The novel FFT algorithms with unified indexing have been implemented in the 
Sharp LH9124 array processing chip set. The Sharp LH9124 is an execution unit with 
radix-2, radix-4 and radix-16 butterflies built in the highly pipelined data path. The radix-
2, radix-4 and radix-16 butterflies can be implemented within 2, 4, and 16 cycles, 
respectively. The Sharp LH9320 is a programmable address generator to provide the 
address patterns required by the LH9124. The unified indexing equations defined in 
Chapter IV for the input/output data, twiddle factor and bit-reverse sequences are built in 
the instruction set of the LH9320. Each set of data from the input port to the output port in 
LH9124 is delayed by a latency of 8, 18, 20 or 68 system clocks depending on the 
function in process as described in Table XI. 
Table XI: Latency of the LH9124 Instructions 
Instructions Latency 
BWND2, BWND4 20 cycles 
BFLY16 68 cycles 
MOVD 8 cycles 
All Other Instructions 18 cycles 
The number of data to be processed by the FFT can be structured to use different 
combination of radixes. Table XII shows the example of 1024-point FFT structured in 
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four different ways and its performance is compared. It can be seen that the performance 
is inversely proportional to the number of stages of the structure. The higher the 
performance, the shorter the stages. Thus, the three stage 4 x 16 x 16 mixed mode 
structure has the best computing efficiency for the 1024-point FFT. The computing 
efficiency for the non-mixed mode radix-2 structure is 1. The computing efficiency of 
other structures will be compared with that of the radix-2 structure. 
Table XII: Performance Comparison of 1024-point FFT Structures 
Structure 2x2x2x2x2x2x2x2x2x2 4x4x4x4x4 4x16x16 
Cycles 10420 5210 3276 
No. of stages 10 5 3 
Efficiency 1 2 3.18 
The execution cycles in each stage depend on the data length only and are 
independent of the instruction applied. To improve the computing efficiency of the chip 
set, some functions can be combined together and replaced by one more powerful 
function. Thus, the speed for the functions can be doubled or quadrupled. For example, 
one radix-4 stage can be replaced with two radix-2 stages and one radix-16 stage can 
either be replaced with four radix-2 stages or two radix-4 stages. Both the LH9124 and 
LH9320 provide efficient instructions for these functions. Table XIII lists the instructions 
to implement the 16-point 1-D FFT and 4 by 4 2-D FFT by the radix-4 (BFL Y4) FFT 
algorithm. The radix-2 algorithm shown in Table VII (on page 73) requires 136 cycles on 
the LH9124 chip. The radix-4 algorithm shown in Table XIII requires only 68 cycles on 
the LH9124 chip to finish 16-point FFT for either 1-D or 2-D case. Thus, the computing 
efficiency improvement is twice by using radix-4 algorithm. 
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Table XIII: Two FFT Examples using Radix-4 with LH9124/LH9320 Instructions 
16-point 1-D FFT 4 by 4 2-D FFT 
Stage Function Input Twiddle Output Function Input Twiddle Output 
1 BFLY4 RBFO TF40 BF40 BFLY4 RBFO TF40 BF40 
2 BFLY4 BF41 TF41 BF41 BFLY4 BF41 TF40 BF41 
Table XIV compares the performance of the 64K-point 1-D FFT with 256 by 256 
2-D FFT. It can be seen that both have the same performance because the data block size, 
the number of instructions, and the instruction pipeline overhead are all the same. It 
should be noted by using radix-2 instruction for the 2-D FFT, only 16 instructions (or 
stages) are required for the unified 2-D FFT implementation instead of 4096 instructions 
required by the traditional 2-D FFT implementation. Therefore, the instruction pipeline 
latency can be greatly reduced. With 25 nanoseconds machine cycle time, the 256 by 256 
2-D complex FFT using radix-16 can be finished with 6.56 milliseconds. 
Table XIV: Benchmark of Unified Indexing FFT Algorithms of Different Radix 
64K-point 1-D FFT 256 by 256 2-D FFT 
Butterfly stages cycles msec stages cycles msecs 
Radix-2 16 1048864 26.22 16 1048864 26.22 
Radix-4 8 524432 13.11 8 524432 13.11 
Radix-16 4 262416 6.56 4 262416 6.56 
Computational Complexity Model 
The efficiency of the unified FFT algorithm is most often measured by the rate of 
growth of time and hardware required to solve problems of larger and larger size. In 
association with each instance of problem is a number n, in this case, the number of data 
to be processed. The other related measure is the number of computational stages. 
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Therefore, the total number of machine cycles for an FFT implementation is calculated as 
s 
Cycles = L: (Ni+ PO i) (6.1) 
i = 1 
where N; and PO; denote the data block size and the pipelined overhead of the i-th 
instruction, respectively. sis the number of instructions or butterfly stages. Equation 
(6.1) models the unified indexing FFT algorithm complexity of LH9124/LH9320 chip set. 
It can be used for non-mixed and mixed radix mode structure. The number of cycles 
computed by Equation (6.1) is also the actual machine cycle for the hardware chip set. In 
the real world applications of the LH9124/LH9320 chip set, the external hardware 
parameters can affect the performance of the unified FFT algorithm. These parameters 
can be: slow 1/0 bus speed, slow memory speed, and other delays. The parameters can 
also be considered as overheads to the instructions and should be included with the 
calculation of the machine cycles. 
Table XV on page 86 shows the benchmark of the unified FFT alogrithm based on 
radix-2 instruction. The LH9124 DSP processor is running at 40MHz clock speed. 
Calculation of the computation time (in msecs) in Table XV is derived by 
Computation time (in msecs) = (Cycles * Clock Speed) (6.2) 
The number of FFT used for the specific data size is computed as such: 
No. of FFT per seconds = (Cycles I Clock speed) (6.3) 
In the real world, the number of data used the FFT algorithms applications are at least 256 
and at most 2M bytes. 
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Table XV: Benchmark of Unified Indexing Algorithm using Radix-2 
Unified (1-D) FFT Algorithm using Radix-2 only 
Data Size Stages Cycles msecs FFT/second 
256 8 2192 0.0548 8.77e+10 
512 9 4770 0.1192 1.91e+ll 
1024 10 10420 0.2605 4.17e+ll 
2048 11 22726 0.5681 9.09e+ 11 
4096 12 49368 1.2342 1.97e+ 12 
8192 13 106730 2.6682 4.27e+12 
16384 14 229628 5.7407 9.19e+ 12 
32768 15 491790 12.295 1.97e+ 13 
65536 16 1048864 26.222 4.20e+13 
131072 17 2228530 55.713 8.91e+13 
262144 18 4718916 117.97 l.89e+14 
524288 19 9961814 249.04 3.98e+14 
1048576 20 20971880 524.29 8.39e+ 14 
2097152 21 44040570 1101.0 1.76e+ 15 
Three sets of graphs (see pages 87 and 88) have been plotted from Table XV. 
Figure 26 shows the graph of number of cycles versus the number of data. Figure 27 
shows computation time in milliseconds versus the data size and Figure 28 shows the 
number of FFT per second against the data size. The shapes of all three graphs are 
proportional to N log2 N. From the three graphs, the unified indexing FFT algorithm 
satisfied Knuth's definition [Knuth, 1981] for Omicron (0) asymptotic order. Thus, the 
unified indexing algorithm is an O(N log2N) complex FFT computation. It should be 
noted that the larger the data size (i.e the number of data), the less significant the pipeline 
latency. Moreover, the external hardware overheads are also becoming negligible. The 
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data for the LH9124 instructions are usually implemented in block fashion manner. The 
computation overheads occur when data transfers from one block to other block, but not 
from one element of data to the other. In order to reduce the proportion of overhead in 
computations, the length of the block data should be as large as possible. The 2-D to 1-D 
FFT mapping has implicitly included the concept of extending the block length because 
the length of the FFT is the whole 2-D array of elements instead of one row or one column 
of elements. 
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Figure 26. Graph of Actual Computation Cycles vs. Data Size on LH9124/LH9320 
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Figure 27. Graph of Actual Computation Time vs. Data Size on LH9124/LH9320 
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Multi-Dimension FFT Applications 
There are two meanings for the instructions optimized in the function-
representation level. For chip designers, each function instruction is optimized in a 
parallel and pipelined form and built in the data path. For users, the optimum 
performance for their applications is to select one implementation that requires the 
minimum number of stages. 




(Based on 25nsec per cycle) Cycles (msec) 
64K-Point 1-D FFT 4 262416 6.56 
256 by 256 2-D FFT (Unified) 4 262416 6.56 
256 by 256 2-D FFT (Traditional) (1024+256)* 401920* 10.05 
4K-Point 1-D FFT 3 12492 0.312 
64 by 64 by 64 3-D FFT (Unified) 6 1573122 39.328 
64 by 64 by 64 3-D FFT (Traditional) 24576 2629632 65.741 
1 K by 64-Channel Array Beamforming (U) 7 265542 6.639 
lK by lK 2-D Spectrum Filtering (U) 12 12583530 314.59 
256 by 64-Channel DFT Filter Bank (U) 7 115064 2.877 
*denotes there is an extra term added to the calculation. (U) denotes Unified 
Table XVI shows the benchmarking of M-D FFT applications on LH9124/ 
LH9320 chip set. The computing time of the FFT depends on the total number of data in 
the array, and is independent on the dimension ofFFT. For example, both the 256 by 256 
points two-dimension (2-D) FFT and the 64K-point one-dimension (1-D) FFT can use the 
same 1-D indexing, and execute very fast within the execution unit. The traditional way 
of computing the 256 by 256 points two-dimensional (2-D) FFT is procedures intensive. 
I 
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For example, to be consistent with the benchmark shown in Table XVI, first, compute 
each row of vectors matrix with two radix-16. There are 256 rows to compute. Second, 
search the maximum block-floating point scale factor on each row for 256 times. Then 
each of the 256 rows is scaled with the maximum scaling factor to prevent overflow. 
Repeat the steps for the column vectors matrix. Next, do a transposition on the scaled 
vectors from the row side. Finally, multiply the transposed vectors with the scaled vectors 
from the column side. Thus, the final result is the matrix vectors in frequency domain 
after the FFT. As it can be seen, there are many steps which the traditional 2-D FFTs have 
to go through. The overall overheads from each of these prodecures can be, therefore, 
significant as compared with the unified indexing method. Thus, to compute the number 
of machine cycles for 256 by 256 2-D FFT in a traditional method, the formula is used: 
s s 
Cycles = L 2(Ni + POi) + L (Ti+ POi) + ki (6.4) 
i=l i=l 
where Ni and POi denote the data block size for row/column operation and the pipelined 
overhead of the i-th instruction, respectively. Ti denotes the data block size for 
transposition operation. s is the number of instructions or butterfly stages. k is the 
number of cycles required for searching the block-floating scaling factor. 
The unified indexing of FFT algorithm has provided significant improvement to 2-
D FFT computation, as well as to the performance of the system. 
CHAPTER VII 
CONCLUSIONS AND FUTURE WORK 
From the vector-matrix representation of the FFT algorithms, this thesis shows 
that the unified indexing methodology for the 2-D to 1-D FFTs has provided significant 
improvements to the performance of 2-D FFT architectures. The unified indexing 
approach, essentially, can be extended to more general multidimensional FFTs in a 
straightforward manner. The development of the WinDSP simulator tool with unified 
indexing helps the users to evaluate and design the multi-dimension FFT applications as 
1-D FFT applications. To illustrate the simplest implementation for the unified indexing 
method, this thesis presented examples of 16-point 1-D FFT and 4 by 4 2-D FFT. The 
equivalent relationships between the 1-D FFT and M-D FFT were defined, and the 
mappings of function-level representation of instructions to the unified indexing structure 
were explained and illustrated. From Table XVI, the unified method used less 
instructions (stages) and obtained better performance than the traditional method. 
There are a lot of advantages of using the Unified Indexing Approach [Ju, 1993]. 
First, only 1-D indexing is required for all the M-D FFT implementations. Second, the 
data matrix transpose is not required for the M-D FFT. Third, the definition and design of 
the address generator can be simplified. Fourth, the scaling problems of block floating-
point arithmetic are automatically solved. Fifth, the program length can be greatly 





of block floating-point arithmetic for the general DSP applications. 
The FFT algorithm is computing-intensive and its architecture has some form of 
regularity. Therefore, it is a good candidate to be implemented by cascaded or parallel 
architectures. The LH9124 is suitable for cascaded or parallel architecture because of its 
by-pass form structure. The four data ports of the LH9124 have fast data transfer rates. 
The data from these ports do not go through holding registers. Thus, the throughput is 
improved by the cascaded architecture, and the latency by the parallel architecture. This 
implementation of cascaded and parallel architectures can be the future work. 
The decomposition process of the DFT shows that the FFT inherently has the 
cascaded form. Each stage of the FFT can be implemented by one radix instruction of the 
LH9124. Hence, the N-stage FFT can be implemented by N cascaded LH9124 
processors. The block output data of the i-th stage will be the block input data of the 
(i+ 1 )-th stage. The computation of the (i + 1 )-th stage will wait for the completion of the 
i-th stage because of data dependency. 
The alternative way to improve the throughput for the FFT is obtained by parallel 
processing. The advantage of the parallel architecture is that each processor can run an 
independent job or algorithm. For an N-point FFT with M stages, the time required for a 
single LH9124 to finish the operation is about N*M cycles. Thus, by multiplexing, the 
N*M points of data can be loaded to M processors with each processor having N points. 
The unified indexing method can also be extended to many other block transforms 
algorithm. Examples of these transforms are fast cosine transform, Reed-Muller, Walsh 
and etc. 
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APPENDIX A 
ANALYSIS OF UNIFIED INDEXING FOR 1-D TO M-D FFT 
In chapter IV, a novel vector-matrix form to represent the unified indexing of FFT 
algorithm and the relationship of 1-D and M-D FFT were presented. The implementation 
structures for both the Bit-reverse-Input/Linear-Output (Bl/LO) and Linear-Input/Bit-
reverse-Output (LI/BO) for computing the FFT were be shown. In this appendix, a vector 
matrix representation of 16-point FFT is used as the example. The example here is the 
analysis and expansion of the Bit-reverse Input and Linear Output (Bl/LO) 16-point 1-D 
FFT using unified indexing definition. Appendix B will illustrate the expansion for the 
BI/LO 4 by 4 2-D FFT. The results of the two examples will be listed in Table XVII and 
compared with the address generated by Sharp LH93 20 chip set. The implementation 
method for the LI/BO structure is similar to the one from the examples below. 
The vector-matrix form of the 1-D Bl/LO FFT with the length N=28 can be 
obtained as follows: 
X = FGs(Bl(s))xFGs_/Bl(s-l))x ... xFG1(Bl(l))xPb,x~ (A.I) 
The k-th butterfly stage of the BI/LO FFT can be further decomposed into three cascaded 
matrices: 
FGk(Bl(k)) = Pzk x Bl(k) x P,k (A.2) 
where 
P,in,m) = ( ~ for n = ~ k x Mod(m)2s+I-k +Int( ~ k) 2s + - 2s + -
otherwise 
and 
I'ik( n, m) = l ~ for m = ~ k x Mod(n)2s+I-k +Int( nl k) 2s + - 2s + -
otherwise 
The bit-reverse matrix is as follows: 






where br(m) denotes the bit-reverse operation on the index m with the number of bits s as 
follows: 
br(m)s = br(ms_Jms_ 2 ... m 1m0 )s = m0m 1 ... ms_ 2ms-l (A.6) 
The butterfly operation matrix for the BI/LO FFT is defined as 
bik(O) 0 
Bl(k) = 0 bik(l) ... 
0 
0 
0 0 ... bik(N12-1) 
The radix-2 butterfly module biln) of located the diagonal of BI(k) is defined as 
bik(n) = ~ WN 
[
WO i l 
WN -W~ 








Computation of 1-D BI/LO 16-point FFT Vector Matrix 
To compute the Bit-reverse Input and Linear Output of 16-point 1-D FFT, substitute 
Equation (A.2) into Equation (A. l) and expand the permutation matrix of the left and the 
right for each individual stage. 
X = P14 x B/(4) x P,4 x P13 x B/(3) x Pr3 x P12 
x B/(2) x P,2 x P11 x BI(l) x Prl x Pbr x-! 
where Pbr and .x are bit-reverse permutation matrix and input vector, respectively. 
(A.9) 
As you can see from Equation (A.9), the input vectors to be computed are not arranged as 
bit-reverse sequence. Therefore the bit-reverse permutation matrix is required to do the 
FFT. The computation process for the BI/LO 16-point 1-D FFT starts from the right and 
is propagated to the left of Equation (A.9). The expansion of the bit-reverse permutation 
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9JH 0 0 0 0 0 0 0 
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Computation of 2-D 4 by 4 BI/LO FFT Vector Matrix 
The vector-matrix form of unified indexing for the 2-D 4 by 4 Bl/LO FFT 
implementation can be represented by 
Xe= FGs
2
(BI(s2 ))xFGs2 _ 1(BI(s2 -l))x ... xFG1(BL(l))xPT (8.1) 
x FGs/BL(s1)) x FGs1_1(BL(s1 -1)) x ... x FG1(BL(l)) x xbr 
where xbr is an N-point vector in the row-major order of the bit-reverse input array and 
PT= Pr(s1+l) and 
-1 p 
PT = l(s1 +1) (B.2) 
By substituting Equation (A.2) into Equation (B.1) to compute the bit-reverse 
input and linear output (BI/LO) of 4 by 4 2-D FFT, it becomes 
and 
Xe = P12 x B/(2) x Pr2 x Pu x BI(l) x Prl x PT x P12 
x B/(2) x Pr2 x Pu x Bl(l) x Prl x Pbr x Jc 
PT= pr3 and 
-1 
PT = P13 
Substituting Pr and P].
1 




Xe= PT xP12 xBI(2)xPr2 xPTxPT xPuxBI(l)xPr1 xPT (B.5) 
which becomes 
x P12 x B/(2) x Pr2 x Pu x BI(l) x Prl x Pbr x Jc 
Xr = P14 xBI(2)xPr4 xP13 xBI(l)xPr3xP12 
x B/(2) x Pr2 x Pu x Bl(l) x Prl x Pbr x Jc 
(B.6) 
Thus Equation (B.6) is exactly the same as the Equation (A.9) and this shows that 
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TABLE OF UNIFIED INDEXING SEQUENCES 
FOR PERMUTATION MATRICES 
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The indexing sequence for each stage of the permutation matrices from 
Appendices A and Bis listed in Table XVII. To obtain the indexing sequence, the value 
for left permutation matrix is read row as reference and column as indexing sequence. To 
read the value for right permutation matrix, it is vice-versa from the left matrix. The left 
permutation matrix is the transpose of the right permutation matrix. The sequences listed 
in the table are in decimal value. 




















16-Point 1-D FFT 
81 82 83 84 
T 0 D T D T D 
0 0 0 0 0 0 0 
0 1 2 0 4 0 8 
0 2 4 0 8 0 1 
0 3 6 4 12 0 9 
0 4 8 0 1 0 2 
0 5 IO 0 5 4 IO 
0 6 12 0 9 0 3 
0 7 14 4 13 4 11 
0 8 1 0 2 0 4 
0 9 3 0 6 2 12 
0 IO 5 0 IO 0 5 
0 11 7 4 14 2 13 
0 12 9 0 3 0 6 
0 13 11 0 7 6 14 
0 14 13 0 11 0 7 
0 15 15 4 15 6 15 
I: Data Input 0: Data Output 
D: Data input or output sequence 


















4 by 42-D FFT 
Rl R2 
I T 0 D T D 
0 0 0 0 0 0 
8 0 1 2 0 4 
4 0 2 4 0 8 
12 0 3 6 4 12 
2 0 4 8 0 1 
IO 0 5 IO 0 5 
6 0 6 12 0 9 
14 0 7 14 4 13 
1 0 8 1 0 2 
9 0 9 3 0 6 
5 0 IO 5 0 IO 
13 0 11 7 4 14 
3 0 12 9 0 3 
11 0 13 11 0 7 
7 0 14 13 0 11 
15 0 15 15 4 15 
T: Twiddle factor sequence 
Si: Stage of 1-D FFT 
Cl 





































THE PROGRAM SOURCE CODE OF WINDSP 
GRAPHICS USER INTERFACE 




'# This module is the main program of the WinDSP. It is called the workspace module 
'# where user setup and development application in this module environment. The 
'# modules provide icons of the LH9124 function sets and editor tools that enable user to 
'# link each block together. This module also derive the functional characteristics of each 
'# events when the instruction icon is depressed. As for the LH9124 instruction icons, each 
'# icon will execute the datapath of the LH9124 DSP algorithm and then called the 
'# dynamic link libraries function to execute the complex arithmetic of the DSP function. 
'# Author: Nee-Hua Cho 
'# Revision: 2.0.1 
'# Module is called by starting of the WinDSP program 
'####################################################################### 
Deflnt A-Z 
Dim RFlag As Integer 
Dim NeedToSave As Integer 
Dim MaxVal As Long 
Dim Min Val As Long 
Dim TxtEnable As Integer 
Dim STxtEnable As Integer 
Dim TextRect As RECT 
Sub Blk_InstHScroll_Changing () 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
Blk_ WorkSpace.Left = -Blk_InstHScroll.Value 
End Sub 
Sub Blk_InstHScroll_GotFocus () 
If Pie Work.Visible Then 
'If Not BlkToolFlag Then Prepare_New_Icon XArr(ArraySiz), Y Arr(ArraySiz) 





Sub Blk_InstVScroll_Changing () 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
Blk_ WorkSpace.Top = -Blk_InstVScroll.Value 
End Sub 
Sub Blk_InstVScroll_GotFocus () 
If Pic Work.Visible Then 
'If Not BlkToolFlag Then Prepare_New_Icon XArr(ArraySiz), Y Arr(ArraySiz) 





Sub Blk _ WorkSpace _ DragDrop (Source As Control, X As Single, Y As Single) 
Dim Movable As Integer 
XTArr = X - DragX: YTArr = Y - DragY 
If TypeOf Source Is TextBox Then 
TxtUnFocus TxtSelected 
Source.Move XT Arr, YT Arr 
TxtF ocus TxtSelected 
Elself TypeOf Source Is PictureBox Then 
If ArraySiz < 0 Then ArraySiz = 0: ArrayCount = 0 
Movable = True 
SavedMode = Blk_ WorkSpace.DrawMode 
'Check to see there is line between the icon to be moved and if it does, erase it 
'and update the current line position of the move icon. 
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For I= 0 To LineCount - 1 
If Hpts(I, 0) = XArr(ArraySiz) - 2 And Vpts(I, 0) = Y Arr(ArraySiz) + 16 Then 
If XT Arr - 2 <= Hpts(I, 1) Then 
Msg = "Do not drag active icon beyond the left icon" 




Elself Hpts(I, 1) = XArr(ArraySiz) + 32 And Vpts(I, 1) = Y Arr(ArraySiz) + 24 Then 
lfXTArr + 32 >= Hpts(I, 0) Then 
Msg = "Do not drag active icon beyond the right icon" 
MsgBox Msg, 16, "Dragging Icon Error" 
Movable = False 
Exit For 
End If 
ElselfHpts(I, 1) = XArr(ArraySiz) + 32 And Vpts(I, 1) = YArr(ArraySiz) + 8 Then 
'Erase the old Line 
XFinish = Hpts(I, 0): YFinish = Vpts(I, 0) 
XStart = Hpts(I, 1 ): YStart = Vpts(I, 1) 
IfXTArr + 32 >= Hpts(I, 0) Then 
Msg = "Do not drag active icon beyond the right icon" 






If Movable Then 
For I= 0 To LineCount - 1 
If Hpts(I, 0) = XArr(ArraySiz) - 2 And Vpts(I, 0) = Y Arr(ArraySiz) + 16 Then 
'Erase the old Line 
XFinish = Hpts(I, 0): YFinish = Vpts(I, 0) 
XStart = Hpts(I, 1): YStart = Vpts(I, 1) 
Blk_ WorkSpace.DrawMode =NOT_ COPY _PEN 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
Blk_ WorkSpace.DrawMode = SavedMode 
'Update the line position 
Hpts(I, 0) = XTArr - 2: Vpts(I, 0) = YTArr + 16 
XFinish = XT Arr - 2: YFinish = YT Arr + 16 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
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ElselfHpts(I, 1) = XArr(ArraySiz) + 32 And Vpts(I, 1) = YArr(ArraySiz) + 24 
Then 
'Erase the old Line 
XFinish = Hpts(I, 0): YFinish = Vpts(I, 0) 
XStart = Hpts(I, 1): YStart = Vpts(I, 1) 
Blk_ WorkSpace.DrawMode = NOT_COPY_PEN 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
Blk_ WorkSpace.DrawMode = SavedMode 
'Update the line position 
Hpts(I, 1) = XTArr + 32: Vpts(I, 1) = YTArr + 24 
XStart = XT Arr + 32: YStart = YT Arr + 24 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
ElselfHpts(I, 1) = XArr(ArraySiz) + 32 And Vpts(I, 1) = YArr(ArraySiz) + 8 Then 
'Erase the old Line 
XFinish = Hpts(I, 0): YFinish = Vpts(I, 0) 
XStart = Hpts(I, 1): YStart = Vpts(I, 1) 
Blk _ WorkSpace.DrawMode =NOT_ COPY _PEN 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
Blk_ WorkSpace.DrawMode = SavedMode 
'Update the line position 
Hpts(I, 1) = XTArr + 32: Vpts(I, 1) = YTArr + 8 
XStart = XT Arr+ 32: YStart =YT Arr+ 8 
Draw _Icon_ Line XStart, YStart, XFinish, YFinish 
End If 
Next I 
XArr(ArraySiz) = XTArr 
YArr(ArraySiz) = YTArr 




Sub Blk_ WorkSpace_Load () 
Blk_ WorkSpace.Top = 0 
Blk _ WorkSpace.Left = 0 
Blk _ WorkSpace.BorderStyle = NONE 
XArr(O) = 0: Y Arr(O) = 0 
PicClip _Icons.Clip Y = 0 
PicClip _Icons.ClipX = 160 
Tool_Blk6.Picture = PicClip_Icons.Clip 
PicClip_Icons.ClipX = 192 
Tool_ Blk7 .Picture = PicClip _Icons. Clip 
PicClip _ Icons.ClipX = 224 
Tool_ Blk8.Picture = PicClip _Icons.Clip 
PicClip_Icons.ClipY = 32 
PicClip _Icons.ClipX = 0 
Tool_Blk9.Picture = PicClip_Icons.Clip 
PicClip_Icons.ClipX = 32 
Tool_ Blkl O.Picture = PicClip _Icons.Clip 
PicClip_Icons.ClipX = 64 
Tool_Blkl I.Picture= PicClip_lcons.Clip 
Pic_ Work.BorderStyle =NONE 
Pie_ Work.Move 0, 0, 34, 54 
End Sub 
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'This routine consist of three different function, the first does is to transfer the picture from 
'the Pie_ Work to the WorkSpace and then move Pie_ Work to the location where the mouse 
have previously 
'click on. 
Sub Blk_ WorkSpace _ MouseDown (Button As Integer, Shift As Integer, X As Single, Y As 
Single) 
If Button= LEFT BUTTON And TP TID = TP BLK Then - - -
XOld = XArr(ArraySiz): YOld = Y Arr(ArraySiz) 
Select Case CurrentT ool 
Case TP TEXT 
Debug.Print TxtEnable, TxtNum 
If TxtNum > 0 Then 
lfTxtEnable And TxtEdit(TxtNum- l).Text = 1111 Then 
TxtUnF ocus TxtNum - 1 
TxtEdit(TxtNum - 1 ).Move X, Y 
TxtEdit(TxtNum - 1 ). SetF ocus 
End If 
End If 
If Not TxtEnable Then 
If TxtNum > 1 Then Load TxtEdit(TxtNum) 
TxtEdit(TxtNum).Top = Y 
TxtEdit(TxtNum).Left = X 
TxtEdit(TxtNum).Visible =True 
TxtEdit(TxtNum).Text = 1111 
TxtEdit(TxtNum).SetFocus 
TxtNum = TxtNum + 1 
TxtEnable = True 
End If 
Case TP SELECT 
TxtUnF ocus TxtSelected 
For I = I To ArrayCount 
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If (XArr(I) <= X And (XArr(I) + 34) >= X) And (Y Arr(I) <= Y And (Y Arr(I) 
+ 54) >= Y) Then 
0, SRCCOPY) 
UnRFocus Control MainEditor.Pic Work - -
R = BitBlt(Blk _ WorkSpace.hDC, XO Id, YO Id, 34, 54, Pie_ W ork.hDC, 0, 
Pie_ Work.Picture = LoadPicture() 
Pie_ Work.Move XArr(I), Y Arr(I) 
Get_Function_Pic Pie_ Work, FuncCode(I, 0) 
R = PatBlt(Blk _ WorkSpace.hDC, XArr(I), Y Arr(I), 34, 54, WHITENESS) 





Case TP LINE 
For I= 1 To ArrayCount 
If (XArr(I) <= X And (XArr(I) + 34) >= X) And (Y Arr(I) <= Y And (Y Arr(I) 
+ 54) >= Y) Then 
'Check to see which icons is selected so that icon's ID can be properly set 
Select Case StartEvent 
Case False 
lniDraw = True 
StartEvent = True 
'Store the initial start of the line to draw 
StartX = XArr(I) + 16 
StartY = Y Arr(I) + 16 
'Make the last location equal the starting location 
OldX = StartX 
OldY = StartY 
DsplyFlgl = FuncCode(I, 0) 
ArrayFlgl =I 
Hpts(LineCount, 1) = XArr(I) + 32: Vpts(LineCount, 1) = Y Arr(I) + 16 
Case True 
StartEvent = False 
FinDraw = True 
DsplyFlg2 = FuncCode(I, 0) 
Array Flg2 = I 





Msg ="Invalid -- No Icon selected" 
MsgBox Msg, 16, "UnLine Editor" 
FinDraw =False: StartEvent =False 
Hpts(LineCount, 0) = 0: Vpts(LineCount, 0) = 0 
Hpts(LineCount, 1) = 0: Vpts(LineCount, 1) = 0 
If IniDraw Then 
DrawLine Blk_ WorkSpace, StartX, StartY, OldX, OldY 
IniDraw = False 
End If 
Case TP UNLINE 
For I = 1 To ArrayCount 
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If (XArr(I) <= X And (XArr(I) + 34) >= X) And (Y Arr(I) <= Y And (Y Arr(I) 
+ 54) >= Y) Then 
Select Case StartEvent 
Case False 
IniDraw = True 
StartEvent = True 
'Store the initial start of the line to draw 
StartX = XArr(I) + 16 
Start Y = Y Arr(I) + 16 
'Make the last location equal the starting location 
OldX = StartX 
OldY = StartY 
DsplyFlgl = FuncCode(I, 0) 
DisLineXl = XArr(I) + 32: DisLine Yl = Y Arr(I) + 16 
Blk_ WorkSpace.DrawStyle =DASH 
Case True 
StartEvent = False 
FinDraw =True 
DsplyFlg2 = FuncCode(I, 0) 





Msg = "Invalid -- No Icon selected" 
MsgBox Msg, 16, "Line Editor" 
FinDraw =False: StartEvent = False 
DisLineXl = 0: DisLineYl = 0 
DisLineX2 = 0: DisLine Y2 = 0 
If IniDraw Then 
DrawLine Blk_ WorkSpace, StartX, StartY, OldX, OldY 









Display_ Mouse_ Coordinates Xpix, YPix 
If StartEvent Then 
DrawLine Blk_ WorkSpace, StartX, StartY, OldX, OldY 






Sub Blk_ WorkSpace_MouseUp (Button As Integer, Shift As Integer, X As Single, Y As 
Single) 
If Button= LEFT BUTTON And TP TID = TP BLK Then - - -
Select Case CurrentT ool 
Case TP LINE 
If Not StartEvent And FinDraw Then 
'Erase the previous line 
DrawLine Blk_ WorkSpace, StartX, StartY, OldX, OldY 
OldXl = Hpts(LineCount, 0) 
OldYl = Vpts(LineCount, 0) 
StartX = StartX + 16 
'Check for invalid operation 
If StartX > OldXl Then 
Msg = "Click data line from left to right Or" & CRLF & "Icons are too close 
to each other" 
GoTo BlkLine Err 
ElselfDsplyFlgl = TP _DISPLAY And StartX < OldX Then 
Msg = "Invalid Operation -- Display icon should be clicked last" 
GoTo BlkLine Err 
ElselfDsplyFlgl = TP _SIGNAL And DsplyFlg2 = TP _DISPLAY Then 
Msg ="Invalid Operation-- No data line should be drawn between" & CRLF 
& "Signal icon and display icon" 
GoTo BlkLine Err 
ElselfDsplyFlg2 = TP _SIGNAL Then 
Msg = "Invalid Operation -- Input to Signal icon is unavailable" 
GoTo BlkLine Err 
End If 
'Swap_ Values Hpts(LineCount, 0), Hpts(LineCount, 1), Vpts(LineCount, 0), 
V pts(LineCount, 1) 
'StartX = Hpts(LineCount, 1) 
'StartY = Vpts(LineCount, 1) 
'OldXl = Hpts(LineCount, 0) 
'OldYl = Vpts(LineCount, 0) 
If DsplyFlg2 = TP _DISPLAY Then 
V pts(LineCount, 1) = V pts(LineCount, 1) - 8 
Else 
Vpts(LineCount, 1) = Vpts(LineCount, 1) + 8 
End If 
'Draw new final line 
Start Y = V pts(LineCount, 1) 
Draw_Icon_Line StartX, StartY, OldXl, OldYl 
OldX = OldXl 
OldY = OldYl 
IfDsplyFlg2 = TP _DISPLAY Then 
DpyPort(ArrayFlg2) = ArrayFlgl 
End If 
FinDraw =False: IniDraw =False 
LineCount = LineCount + 1 
End If 
Case TP UNLINE 
If Not StartEvent And FinDraw Then 
'Erase the previous line 
DrawLine Blk_ WorkSpace, StartX, StartY, OldX, OldY 
Blk_ WorkSpace.DrawStyle =SOLID 
ChangePosition = False 
For I= 0 To LineCount - 1 
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If Hpts(I, 0) = DisLineX2 And Hpts(I, 1) = DisLineX 1 Then ChangePosition 
=True 
If ChangePosition Then 
Hpts(I, 0) = Hpts(I + 1, 0): Vpts(I, 0) = Vpts(I + 1, 0) 
Hpts(I, 1) = Hpts(I + 1, 1 ): Vpts(I, 1) = Vpts(I + 1, 1) 
End If 
Next I 
If ChangePosition Then 
IfDsplyFlgl = TP _DISPLAY Or DsplyFlg2 = TP _DISPLAY Then 
DisLine Y 1 = DisLine Y 1 - 8 
Else 
DisLineYl = DisLineYl + 8 
End If 
Blk_ WorkSpace.DrawMode = WHITENESS_PEN 
Draw_ Icon_ Line DisLineX 1, DisLine Yl, DisLineX2, DisLine Y2 
Blk_ WorkSpace.DrawMode = COPY_PEN 
If LineCount > 0 Then LineCount = LineCount - 1 Else LineCount = 0 
ChangePosition =False 
Else 
Msg ="Invalid Operation Or No Line to delete" & CRLF & "Select icon 
from left to right" 
MsgBox Msg, 16, "UnLine Editor" 
DisLineXl = 0: DisLine Yl = 0 
DisLineX2 = 0: DisLine Y2 = 0 
End If 
End If 





MsgBox Msg, 16, "Line Editor Error" 
Hpts(LineCount, 0) = 0: Vpts(LineCount, 0) = 0 
Hpts(LineCount, 1) = 0: Vpts(LineCount, 1) = 0 
FinDraw =False: IniDraw =False 
End Sub 
Sub Block Delete Selection () - -
Dim Selecting As Integer 
Dim PresentTool As Integer 
Select Case TP TID 
Case TP SYS 
PresentTool = FuncCode(SICount, 1) 
Selecting= False 
If SISiz <= 0 Then 





Do While I < LCount 
IfYPts(I, 0) = YSI(SICount) + 16 And XPts(I, 0) = XSI(SICount) - 2 Then 
'Erase the Old Line 
XFinish = XPts(I, 0): YFinish = YPts(I, 0) 
XS tart = XPts(I, 1): YStart = YPts(I, 1) 
Sys_ WorkSpace.DrawMode =NOT_ COPY _PEN 
Draw _Icon_ Line XStart, YStart, XFinish, YFinish 
Sys_ WorkSpace.DrawMode = COPY_PEN 
Selecting = True 
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Elself YPts(I, 1) = YSI(SICount) + 8 And XPts(I, 1) = XSI(SICount) + 32 Then 
'Erase the 0 Id Line 
XFinish = XPts(I, 0): YFinish = YPts(I, 0) 
XStart = XPts(I, 1 ): YStart = YPts(I, 1) 
Sys_ WorkSpace.DrawMode =NOT_ COPY_ PEN 
Draw_ Icon_ Line XStart, YStart, XFinish, YFinish 
Sys_ WorkSpace.DrawMode = COPY_PEN 
Selecting = True 
ElselfYPts(I, 1) = YSI(SICount) + 24 And XPts(I, 1) = XSI(SICount) + 32 Then 
'Erase the Old Line 
XFinish = XPts(I, 0): YFinish = YPts(I, 0) 
XStart = XPts(I, 1 ): YStart = YPts(I, 1) 
Sys_ WorkSpace.DrawMode =NOT_ COPY_ PEN 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
Sys_ WorkSpace.DrawMode = COPY_PEN 
Selecting = True 
ElselfYPts(I, 1) = YSI(SICount) + 16 And XPts(I, 1) = XSI(SICount) + 32 Then 
'Erase the Old Line 
XFinish = XPts(I, 0): YFinish = YPts(I, 0) 
XStart = XPts(I, 1 ): YStart = YPts(I, 1) 
Sys_ WorkSpace.DrawMode = NOT_COPY_PEN 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
Sys_ WorkSpace.DrawMode =COPY _PEN 




If Selecting Then 
If LCount > 0 Then LCount = LCount - 1 Else LCount = 0 
J=I 
Do While J < LCount 
XPts(J, 0) = XPts(J + 1, 0): YPts(J, 0) = YPts(J + 1, 0) 






'Remove icon, replace and update the erase icon with the next in the queue 
For J = SICount To SISiz - 1 
XSI(J) = XSI(J + 1): YSI(J) = YSI(J + 1) 
FuncCode( J, 1) = FuncCode( J + 1, 1) 
Pass( J) = Pass( J + 1) 
If PresentTool = TP _DISPLAY And FuncCode(J, 1) = TP _DISPLAY Then 
Pass(J) = Pass(J) - 1 
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Elself PresentTool = TP _SIGNAL And FuncCode(J, 1) = TP _SIGNAL Then 
Pass(J) = Pass(J) - 1 
Elself PresentTool = TP _AIME And FuncCode(J, 1) = TP _AIME Then 
Pass(J) = Pass(J) - 1 
Elself PresentTool = TP _AGMEM And FuncCode(J, 1) = TP _AGMEM Then 
Pass(J) = Pass(J) - 1 
End If 
NextJ 
If SISiz > 0 Then 
If PresentTool = TP AIME Then 
Aime_Flag = Aime_Flag- 1 
If Aime_ Flag < 0 Then Aime _Flag = 0 
Elseif PresentTool = TP AGMEM Then 
AG_Flag = AG_Flag- 1 
If AG_Flag < 0 Then AG_Flag = 0 
Elself PresentTool = TP DISPLAY Then 
Disply _Flag = Disply _Flag - 1 
If Disply _Flag < 0 Then Disply _Flag = 0 
Elself PresentTool = TP SIGNAL Then 
Signal_ Flag= Signal_Flag - 1 
If Signal_ Flag< 0 Then Signal_Flag = 0 
End If 
SICount = SICount - 1 
SISiz = SISiz - 1 
NESS) 
End If 
If SI Count >= 0 Then 
UnRFocus_ Control MainEditor.Pic_SysWork 
Pie_ Sys Work.Picture = LoadPicture() 
If SI Count= 0 Then SI Count= SISiz 
Pie_ Sys Work.Move XSl(SI Count), YSI(SI Count) 
If SISiz = 0 Then 
Pic_SysWork.Visible =False 
Screenlnfo(ScmStage ).Changed= False 
Else 
Get_Function_Pic Pie_SysWork, FuncCode(SICount, 1) 
Pie_ Box_ Paint Pie_ Sys Work, Pass( SI Count), FuncCode(SI Count, 1) 
RF ocus _Control MainEditor.Pic _Sys Work 
122 
R = PatBlt(Sys_ WorkSpace.hDC, XSI(SICount), YSI(SICount), 34, 54, WHITE-
End If 
End If 
Case TP BLK 
arrays 
Then 
PresentTool = FuneCode(ArraySiz, 0) 
Selecting = False 
If ArrayCount <= 0 Then 
Stage_ Flag = 0: Dpy _Flag = 0 
Sign_ Flag= 0: ArraySiz = 0 




'Remove the line on the right of the selected icon and update the Hpts[] & Vpts[] 
I=O 
Do While I < LineCount 
If Hpts(I, 0) = XArr(ArraySiz) - 2 And Vpts(I, 0) = Y Arr(ArraySiz) + 16 Then 
XFinish = Hpts(I, 0): YFinish = Vpts(I, 0) 
XStart = Hpts(I, I): YStart = Vpts(I, 1) 
Blk_ WorkSpace.DrawMode = WHITENESS_PEN 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
Blk_ WorkSpace.DrawMode = COPY_PEN 
Selecting = True 
Elself Hpts(I, 1) = XArr(ArraySiz) + 32 And Vpts(I, I) = Y Arr(ArraySiz) + 24 
'Erase the old Line 
XFinish = Hpts(I, 0): YFinish = Vpts(I, 0) 
XStart = Hpts(I, 1): YStart = Vpts(I, 1) 
Blk_ WorkSpaee.DrawMode = WHITENESS_PEN 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
Blk_ WorkSpaee.DrawMode = COPY_PEN 
Selecting= True 
Elself Hpts(I, 1) = XArr(ArraySiz) + 32 And Vpts(I, 1) = Y Arr(ArraySiz) + 8 Then 
'Erase the old Line 
XFinish = Hpts(I, 0): YFinish = Vpts(I, 0) 
XStart = Hpts(I, 1 ): YStart = Vpts(I, 1) 
Blk_ WorkSpace.DrawMode = WHITENESS_PEN 
Draw_ Icon_ Line XStart, YStart, XFinish, YFinish 
Blk_ WorkSpace.DrawMode =COPY _PEN 




If Selecting Then 
If LineCount > 0 Then LineCount = LineCount - 1 Else LineCount = 0 
J=I 
Do While J < LineCount 
Hpts(J, 0) = Hpts(J + 1, 0): Vpts(J, 0) = Vpts(J + 1, 0) 
Hpts(J, 1) = Hpts(J + 1, 1): Vpts(J, 1) = Vpts(J + 1, 1) 
J=J+l 
Loop 
Selecting = False 
End If 
Loop 
'Remove icon, replace and update the erase icon with the next in the queue 
For J = ArraySiz To ArrayCount - 1 
XArr(J) = XArr(J + 1): YArr(J) = YArr(J + 1) 
FuncCode(J, 0) = FuncCode(J + 1, 0) 
Stage(J) = Stage(J + 1) 
If PresentTool = TP _DISPLAY And FuncCode(J, 0) = TP _DISPLAY Then 
Stage(J) = Stage(J) - 1 
IfDpyPort(J) Then DpyPort(J) = DpyPort(J + 1) 
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Elself PresentTool = TP _SIGNAL And FuncCode(J, 0) = TP _SIGNAL Then 
Stage(J) = Stage(J) - 1 
Elself PresentTool >=&HO And PresentTool <= &HlE Then 
IfFuncCode(J, 0) <> TP _DISPLAY And FuncCode(J, 0) <> TP _SIGNAL Then 




If ArrayCount > 0 Then 
If PresentTool >= 0 And PresentTool <=&HIE Then 
Stage_Flag = Stage_Flag - 1 
If Stage_ Flag < 0 Then Stage_ Flag = 0 
Elself PresentTool = TP DISPLAY Then 
Dpy _Flag = Dpy _Flag - 1 
If Dpy _Flag < 0 Then Dpy _Flag = 0 
Elself PresentTool = TP SIGNAL Then 
Sign_Flag = Sign_Flag - 1 
If Sign_ Flag < 0 Then Sign _Flag = 0 
End If 
ArraySiz = ArraySiz - 1 
ArrayCount = ArrayCount - 1 
End If 
If ArraySiz >= 0 Then 
UnRFocus Control MainEditor .Pie Work - -
Pie_ Work.Picture = LoadPicture() 
If ArraySiz = 0 Then ArraySiz = ArrayCount 
Pie_ Work.Move XArr(ArraySiz), Y Arr(ArraySiz) 
If ArrayCount = 0 Then 
Pie Work.Visible= False 
Screeninfo(ScmStage ).Changed = False 
Else 
Get_Function_Pic Pie_ Work, FuncCode(ArraySiz, 0) 
Pic_Box_Paint Pie_ Work, Stage(ArraySiz), FuncCode(ArraySiz, 0) 
RFocus Control MainEditor.Pic Work - -
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Sub BlockEditor _Close () 
BlockEditor.Visible =False 
End Sub 
Sub BlockEditor _Resize () 
If LastBlk WinState = MAXIMIZED Then 
TP TID = TP MAIN - -
ScmStage = 0 
If Pie_ Work.Visible Then Prepare_New_Icon XArr(ArraySiz), YArr(ArraySiz) 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
ToolPalette Icons Initialize - -
Elself BlockEditor. WindowState = MAXIMIZED Then 
Blk_Root_ WkSpace.Move 0, 0, BlockEditor.ClientWidth- Blk_InstVScroll.Width, 
BlockEditor. ClientHeight - Blk _InstHScroll.Height 
TP TID = TP BLK 
- -
ScmStage = 1 
ToolPalette Icons Initialize - -
Sys_System.Caption ="System" 
ScrollBar_Positioning Blk_InstVScroll, Blk_InstHScroll, Blk_ WorkSpace, 
Blk _Root_ WkSpace 
Pan_NSys.Visible =False 
Pan_NSysTxt.Visible =False 
If Not Tool_ Select.Value Then Tool_ Select.Value= True Else Initiate_SignEdit 
'If NeedToSave Then Menu FileSelection Click MID SA VE AS - - - -
'If TxtEdit(TxtSelected).Visible Then TxtFocus TxtSelected 
End If 
LastBlkWinState = BlockEditor. WindowState 
End Sub 
Sub Com_MBLK_Click () 
If Not BlockEditor.Visible Then BlockEditor.Visible =True 
BlockEditor.WindowState =MAXIMIZED 
End Sub 
Sub Com_ MSYS _Click() 
If Not SystemEditor.Visible Then SystemEditor.Visible = True 
SystemEditor. WindowState = MAXIMIZED 
End Sub 
Sub Cut_ Copy_ Or_ Delete_ Selection (Index As Integer) 
'This routine check to see which icons to delete in the workspace 
Select Case Index 
Case MID_CUT, MID_COPY 
If TP TID = TP SYS Then - -
DelCutTag = Pic_SysWork.Tag 
UnRFocus _Control MainEditor.Pic _ SysWork 
Clipboard. Clear 
Clipboard.SetData Pic _Sys Work.Picture, CF_ BITMAP 
Iflndex = MID_COPY Then RFocus_Control MainEditor.Pic_SysWork 
End If 
If TP TID = TP BLK Then - -
DelCutTag =Pie_ Work.Tag 
UnRFocus Control MainEditor.Pic Work - -
Clipboard. Clear 
Clipboard.SetData Pie_ Work.Picture, CF_ BITMAP 
Iflndex =MID COPY Then RFocus Control MainEditor.Pic Work - - -
End If 
If Index = MID CUT Then Block Delete Selection - - -
Case MID DELETE 
If TP TID = TP BLK Or TP TID = TP SYS Then Block Delete Selection - - - - - -
End Select 
End Sub 
'As the MousePointer is moved over any portion of the Editing area, 
'this routine is called to display the mouse coordinates. The coordinates 
'are that of the Work_ Space, not the screen coordinates. This routine is 
'called by the Work_Space MouseMove. 
I 
Sub Display_ Mouse_ Coordinates (Xpix, YPix) 
Pic _ StatusArea.CurrentY = Pic _ StatusArea.ScaleHeight * .3 
'Display X pixel coordinates only if within range of 0-770 
I 
If (Xpix >= 0) And (Xpix <= Main_ Width) Then 




'Pie StatusArea. CurrentX = Pie StatusArea. Scale Width * . 07 
'Pic=StatusArea.Print Space$(Abs(Xpix < 10) + Abs(Xpix < 100)) + Format$(Xpix); 
End If 
'Display Y pixel coordinates only if within range of 0-460 
I 
If (YPix >= 0) And (YPix <=Main_ Height) Then 
Pan_ YPts.Caption = Format$(YPix) 
'Pie StatusArea.CurrentX =Pie StatusArea.ScaleWidth * .195 
'Pic=StatusArea.Print Space$(Abs(Ypix < 10) + Abs(Ypix < 100)) + Format$(Ypix); 
End If 
End Sub 
Sub Display_ Sys _Icon (SysTNam As Integer) 
SISiz= SISiz+ 1 
Select Case SysTNam 
Case TP COMl 'AIME 
Xipos = 0 + Abs(Sys_ WorkSpace.Left) 
Yipos = 170 + Abs(Sys_ WorkSpace.Top) 
FuncCode(SISiz, 1) = TP _AIME 
Case TP COM2 'AGMEM 
Xipos = 0 + Abs(Sys_ WorkSpace.Left) 
Yipos = 204 + Abs(Sys_ WorkSpace.Top) 
FuncCode(SISiz, 1) = TP _ AGMEM 
Case TP COM3 'SIGNAL 
Xipos = 0 + Abs(Sys_ WorkSpace.Left) 
Yipos = 236 + Abs(Sys_ WorkSpace.Top) 
FuncCode(SISiz, 1) = TP _SIGNAL 
Case TP COM4 'DISPLAY 
Xipos = 0 + Abs(Sys_ WorkSpace.Left) 
Yipos = 270 + Abs(Sys_ WorkSpace.Top) 
FuncCode(SISiz, 1) = TP _DISPLAY 
End Select 
Get_Function_Pic Pic_SysWork, FuncCode(SISiz, 1) 
Initial_ PicContrl Pie_ Sys Work, Xipos, Yipos 
End Sub 
'This routine is to draw the line between the icons, if the icons is in the same level 
'vertically a direct line is drawn, else the path of line is divided into half, depending 
'on the position of the icons 
I 
Sub Draw_Icon_Line (ByVal Xl As Integer, ByVal Yl As Integer, ByVal X2 As Integer, 
By Val Y2 As Integer) 
Select Case TP TID 
Case TP SYS 
Sys_ WorkSpace.Line (Xl, Yl)-(Xl + (X2 - Xl) I 2, Yl) 
Sys_ WorkSpace.Line -(Xl + (X2 - Xl) I 2, Y2) 
Sys_ WorkSpace.Line -(X2 - 4, Y2) 
Line_ Arrow Sys_ WorkSpace, X2, Y2 
I I 
'Sys_ WorkSpace.DrawMode = SavedMode 
Case TP BLK 
Blk_ WorkSpace.Line (Xl, Yl)-(Xl + (X2 - Xl) I 2, Yl) 
Blk_ WorkSpace.Line -(Xl + (X2 - Xl) I 2, Y2) 
Blk_ WorkSpace.Line -(X2 - 4, Y2) 




Sub DrawLine (Sourcel As Control, Xl As Integer, Yl As Integer, X2 As Integer, Y2 As 
Integer) 
SavedMode = Source 1.DrawMode 
Source 1.DrawMode = INVERSE 
Sourcel .Line (Xl, Yl )-(X2, Y2) 
Source 1.DrawMode = SavedMode 
End Sub 
Sub Exit_ System_ Click () 
Unload MainEditor 
End Sub 
Sub Form_Load () 
'Position the ToolPalette and position the tool icons. 
If WindowState = NOMAL Then WindowState =MAXIMIZED 
Com_MBLK.Move 0, 0, 34, 34 
Com_ MSYS.Move 0, 34, 34, 34 
ToolPalette_Icons_Selection.Move 0, 0, 35, 409 
Tool_ Select.Move 0, 0, 34, 34 
Tool_ Line.Move 0, 34, 34, 34 
Tool_ UnLine.Move 0, 68, 34, 34 
Tool_ Reset.Move 0, 102, 34, 34 
Tool_ Text.Move 0, 136, 34, 34 
Tool_ Coml .Move 0, 170, 34, 34 
Tool_ Com2.Move 0, 204, 34, 34 
Tool_Com3.Move 0, 238, 34, 34 
Tool_ Com4.Move 0, 272, 34, 34 
Tool_ Com5.Move 0, 306, 34, 34 
Tool_ Com6.Move 0, 340, 34, 34 
PicClip_Icons.ClipHeight = 32 
PicClip _Icons.Clip Width = 32 
PicClip _Icons.Clip Y = 192 
'Insert Select icon 
PicClip _ Icons.ClipX = 0 
Tool_Select.PictureUp = PicClip_Icons.Clip 
'Insert Line icon 
PicClip_Icons.ClipX = 32 
Tool_ Line.PictureUp = PicClip _Icons.Clip 
'Insert UnLine icon 
PicClip_Icons.ClipY = 96 
PicClip_Icons.ClipX = 128 
Tool_ UnLine.PictureUp = PicClip_Icons.Clip 
'Insert Reset/Clear icon 
PicClip_Icons.ClipX = 160 
Tool_Reset.PictureUp = PicClip_Icons.Clip 
'Insert Text icon 
PicClip_Icons.ClipX = 192 
Tool_ Text.PictureUp = PicClip _Icons.Clip 
'Arranging the drag Icons & ToolPalette for Sys_level in the Sys_ WorkSpace 
Sys_ WorkSpace _Load 
'Arrange the drag Icons & ToolPalette for Blk_level in the blk_ WorkSpace 
Blk_ WorkSpace_Load 
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' Initialize the block-level and system-level screen filename to UNTITLED, so a 
File.Save operation 
' will react just like a File.Save As, the first time. 
I 




Script_FName = 1111 
Bf _Stage= 0 
'DSPL Y INI FileName = 11BLOCKDSP.INl11 
Old Name= INI FileName - -
SFCcount= 0 
LineCount = 0 
LCount = 0: Stage_ Flag = 0 
Aime_Flag = 0: AG_Flag = 0 
Disply_Flag = 0: Signal_Flag = 0 
Dpy_Flag = 0: Sign_Flag = 0 
ArraySiz = 0: ArrayCount = 0 
SISiz = 0: SICount = 0 
TxtNum = 0: TxtSelected = 0 
STxtNum = 0: STxtSelected = 0 
NeedToSave =False 
CurrentT ool = TP SELECT 
MainEditorLoaded = True 
End Sub 
Sub Form_ Resize () 
Dim Buffers As String * 20 
Dim TStrg As String 
Dim FPos As Integer 
If LastWindowState =NO MAL Then 
'Update the Width and the Height of the main screen size 
Main Width = Scale Width 
Main_ Height = ScaleHeight 
'Position the initial selection icons 
Work_Space.Move 0, 0, Main_ Width, Main_ Height 
R = GetWindowsDirectory(Buffers, 20) 
FPos = InStr(l, Buffers, "\") 
TStrg = Mid$(Buffers, 1, FPos - 1) 
ChDrive TStrg 
TStrg = Mid$(Buffers, FPos, R) 
ChDir TStrg 
If Screen.Height = 7200 Then 
Work_ Space.Picture= LoadPicture("3DFiltrl .bmp") 
Else 
Work_Space.Picture = LoadPicture("3DFiltr2.bmp") 
End If 
Frm_BlkDsg.Move Main_ Width* .35, Main_ Height* .8, 94, 52 
Frm_Exit.Move Main_ Width* .5, Main_ Height* .8, 94, 52 
Frm _ BlkDsg. Visible = True 
Frm Exit.Visible= True 
Frm _ BlkDsg.SetFocus 
Elself LastWindowState = MAXIMIZED Then 
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If SystemEditor.WindowState =MAXIMIZED Then SystemEditor.WindowState = 
NO MAL 
If BlockEditor.WindowState =MAXIMIZED Then BlockEditor.WindowState = 
NO MAL 
End If 
LastWindowState = WindowState 
End Sub 
Sub Form_Unload (Cancel As Integer) 
Pie_ Wark.Picture = LoadPicture() 
Pie_ Sys Work.Picture = LoadPicture() 
End 
End Sub 
Sub Frm _ BlkDsg_ Click () 
TP TID = TP BLK - -
MainEditor.Caption = "SHARP WinDSP: [Untitled]" 
Frm Continue 
Menu_ FileSelection(MID _ NEW).Enabled = True 
Menu_ FileSelection(MID _ OPEN).Enabled = True 
BlockEditor.Visible =True 
BlockEditor. WindowState = MAXIMIZED 
End Sub 
Sub Frm _Continue () 
Work_ Space.Picture = LoadPicture() 
Menu File.Visible= True 
Menu Edit.Visible= True 
Menu Run. Visible = True 
Menu Window.Visible =True 
Menu_ Help. Visible = True 
Frm_BlkDsg.Visible =False 
Frm Exit.Visible= False 
Work_Space.Move 34, 0, Main_ Width - 34, Main_Height - 56 
Pic_StatusArea.Move 0, Main_Height - 56, Main_ Width, 36 
ToolPalette Icons Selection.Visible= True - -
Pie StatusArea.Visible =True 
End Sub 
Sub Frm _Exit_ Click () 
Unload MainEditor 
End Sub 
Sub Initial_PicContrl (Source! As Control, XIni As Integer, Yini As Integer) 
IfTP TID = TP SYS Then 
- -
XSI(SISiz) = XIni 
YSI(SISiz) = Yini 
SICount = SISiz 
Select Case FuncCode(SICount, 1) 
Case TP AIME 
Aime_ Flag = Aime_ Flag + 1 
Pass(SICount) = Aime_Flag 
Case TP AGMEM 
AG_Flag = AG_Flag + 1 
Pass(SICount) = AG_Flag 
Case TP DISPLAY 
Disply _Flag = Disply _Flag + 1 
Pass(SICount) = Disply _Flag 
Case TP SIGNAL 
Signal_Flag = Signal_Flag + 1 
Pass(SICount) = Signal_Flag 
Case Else 
Pass(SICount) = 0 
End Select 
SysToolFlag =False 
Elself TP TID = TP BLK Then - -
XArr(ArrayCount) = XIni 
Y Arr(ArrayCount) = Yini 
ArraySiz = ArrayCount 
Select Case FuncCode(ArraySiz, 0) 
Case 0 To &HlE 
Stage_ Flag = Stage_ Flag + 1 
Stage(ArraySiz) = Stage_Flag 
Case TP DISPLAY 
Dpy _Flag = Dpy _Flag + 1 
Stage(ArraySiz) = Dpy _Flag 
Case TP SIGNAL 
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Sign_Flag = Sign_Flag + 1 
Stage(ArraySiz) = Sign_Flag 
Case Else 
Stage(ArraySiz) = 0 
End Select 
If FuncCode(ArraySiz, 0) < TD_ VMXM Then SFCcount = SFCcount + 1 
End If 
Screeninfo(ScmStage ). Changed = True 
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Tool_ Select.Value= True 'Trigger the Select button click event and show depress 
End Sub 
Sub Line_Arrow (Source! As Control, XComer As Integer, YComer As Integer) 
Sourcel.Line (XComer, YComer)-(XComer - 4, YComer - 4) 'Draw upper slant 
Source! .Line -(XComer - 4, YComer + 4) 
Sourcel.Line -(XComer, YComer) 
End Sub 
Sub MaxMinFun (NSTem As Long, Maxi As Long, Mini As Long) 
If Inpdat.RelO >= Maxi Then 
Maxi = Inpdat.RelO 
Elself Inpdat.RelO <= Mini Then 
Mini = Inpdat.RelO 
End If 
If Inpdat.ImlO >= Maxi Then 
Maxi= Inpdat.ImlO 
Elself Inpdat.ImlO <= Mini Then 
Mini= Inpdat.ImlO 
End If 
If Inpdat.Rel 1 >= Maxi Then 
Maxi = Inpdat.Rel 1 
Elself Inpdat.Rel 1 <= Mini Then 
Mini = Inpdat.Rel 1 
End If 
If Inpdat.Iml 1 >= Maxi Then 
Maxi = Inpdat.Iml 1 
Elself Inpdat.Iml 1 <= Mini Then 
Mini = Inpdat.Iml 1 
End If 
If NSTem = 0 Then 
Outdat.ROT = Inpdat.RelO: Outdat.IOT = Inpdat.ImlO 
Outdat.Rl T = 0: Outdat.IOT = 0 
Else 
Outdat.ROT = Maxi: Outdat.IOT = Mini 
Outdat.Rl T = 0: Outdat.Il T = 0 
End If 
If Inpdat.Re12 >= Maxi Then 
Maxi = Inpdat.Rel2 
Elself Inpdat.Rel2 <= Mini Then 
Mini = Inpdat.Rel2 
End If 
If lnpdat.Iml2 >= Maxi Then 
Maxi = Inpdat.Iml2 
Elself lnpdat.Iml2 <= Mini Then 
Mini = Inpdat.Iml2 
End If 
If Inpdat.Rel3 >= Maxi Then 
Maxi = Inpdat.Rel3 
Elself lnpdat.Rel3 <= Mini Then 
Mini = Inpdat.Rel3 
End If 
If Inpdat.lml3 >= Maxi Then 
Maxi = Inpdat.Iml3 
Elself Inpdat.Iml3 <= Mini Then 
Mini = Inpdat.Iml3 
End If 
Outdat.R2T = Maxi: Outdat.12T = Mini 
Outdat.R3T = 0: Outdat.13T = 0 
End Sub 
Sub Menu_ Edit_ Click () 
If Not Tool Select.Value Then Tool Select.Value= True - -
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Menu_EditSelection(MID _ CUT).Enabled =Pie_ Work.Visible Or Pic_SysWork.Visible 
Menu_EditSelection(MID_COPY).Enabled =Pie_ Work.Visible Or Pic_SysWork.Vis-
ible 
Menu_ EditSelection(MID _ P ASTE).Enabled = Clipboard.GetF ormat(CF _BITMAP) 
And (Pie_ Work.Visible Or Pic_SysWork.Visible) 
Menu_EditSelection(MID_DELETE).Enabled =Pie_ Work.Visible Or 
Pie_ Sys Work. Visible 
Menu_ EditSelection(MID _CL SALL ).Enabled = (ArrayCount > 0 Or SISiz > 0) And 
(TP _ TID <> TP _MAIN) 
End Sub 
Sub Menu_ EditSelection _Click {Index As Integer) 
'Comments are to be taken out when necessary 
Select Case Index 
Case MID_CUT, MID_COPY, MID_DELETE 
Cut_ Copy_ Or_ Delete_ Selection Index 
Case MID PASTE 
Paste_ ClipBoard _Contents Index 
Case MID EDIT TXT - -
Tool Text.Value= True 
TxtEdit(TxtSelected). SetF ocus 
Case MID CLSALL 
'Clear all items and icons in the workspace 
Tool Reset.Value= True 
End Select 
End Sub 
Sub Menu_File_Click () 
Menu_FileSelection(MID_NEW).Enabled = (TP _TID <> TP _MAIN) 
Menu_ FileSelection(MID _ OPEN).Enabled = (TP _ TID <> TP _MAIN) 
Menu_FileSelection(MID_SAVE).Enabled = (TP _TID <> TP _MAIN) 
Menu_FileSelection(MID _SAVE_AS).Enabled = (TP _TID <> TP _MAIN) 
Menu_ FileSelection(MID _WRITE_ SCRIPT).Enabled = Scriptitnow 
Select Case TP TID 
Case TP BLK 
'If the Block ToolPalette Extension is visible, hide it 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
'Prepare for draw line. Turn off the Pie_ Work Container 
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If Pic_ Work.Visible Then Prepare_New_Icon XArr(ArraySiz), Y Arr(ArraySiz) 
'turn pic_work icon OFF 
Case TP SYS 
'Prepare for draw line. Turn off the Pie_ Sys Work Container 
IfPic_SysWork.Visible ThenPrepare_New_Sys_IconXSI(SICount), YSI(SICount) 
'turn pic_work icon OFF 
End Select 
End Sub 
Sub Menu_ FileSelection _Click (Index As Integer) 
Dim TemOK As Integer 
Dim OrgLeft As Integer 
Dim PicFlag As Integer 
Script_Path = CurDir 
Select Case Index 
Case MID NEW 
Scriptitnow =False 
Prepare_ For_ New_ Scm 
Case MID OPEN 
Txtl = "" 
'Check if the Screen has changed since it was last saved. 
If Screeninfo(ScmStage ).Changed Then 
'Inform user screen has been modified. 
Txtl = Txtl + Screenlnfo(ScmStage ).Filename + CRLF 
Txtl = Txtl + "The project has changed" + CRLF 
Txtl = Txtl + "Current Path: " + CurDir$ + CRLF + CRLF 
Txtl = Txtl +"Do you want to save current changes?" 
TemOK = MsgBox(Txtl, 51, "PROJECT HAS CHANGED") 
If TemOK =MB YES Then 
Save Screen MID SA VE - -
Elself TemOK =MB CANCEL Then 




Open_ Screen Index 
'TxtEnable = False 
134 
If Not Tool_ Select.Value Then Tool_ Select.Value= True Else Initiate_SignEdit 
Case MID_ SA VE, MID_ SA VE_ AS 
Save Screen Index 
If TP TID = TP BLK Then - -
If Screenlnfo(2).Changed Then 
NeedToSave =True 
Sys_ System_ Click 
End If 
Elself TP TID = TP SYS Then - -
If Screenlnfo(l).Changed Then 
NeedToSave =True 
Sys_ System_ Click 
End If 
End If 
If Not Tool_ Select.Value Then Tool_ Select.Value= True Else Initiate_SignEdit 
Case MID PRINT 
If TP TID = TP BLK Then 
- -
If SystemEditor.Visible Then SystemEditor.Visible =False 
MainEditor .PrintF orm 
If Not SystemEditor.Visible Then SystemEditor.Visible =True 
Elself TP TID = TP SYS Then - -
If BlockEditor.Visible Then BlockEditor.Visible =False 
MainEditor .PrintF orm 
If Not BlockEditor.Visible Then BlockEditor.Visible =True 
End If 
If Not Tool_ Select.Value Then Tool_ Select.Value= True Else Initiate_SignEdit 
Case MID WRITE SCRIPT - -
Write_ Script Index 




Sub Menu_ HlpSelection _Click (Index As Integer) 
If Index= MID ABOUT Then 
AboutBox.Show Modal 
Else 
Get_ Help Index 
End If 
End Sub 
Sub Menu_ WinSelection_Click (Index As Integer) 
Select Case Index 
Case 1 
If TP TID = TP MAIN Then - -
SystemEditor.Top = 0 
SystemEditor.Left = 0 
BlockEditor.Top = 21 
BlockEditor.Left = 21 
End If 
Case 3 
IfTP TID = TP SYS Then - -
Sys_ WorkSpace.Refresh 
'Draw Icon Line - -
Elself TP TID = TP BLK Then - -
Blk _ WorkSpace.Refresh 
For I= 0 To LineCount- 1 
XFinish = Hpts(I, 0): YFinish = Vpts(I, 0) 
XStart = Hpts(I, 1): YStart = Vpts(I, 1) 






Sub Multiply _Routine_Selection (ByVal NumS As Long, FunTool As Integer, Stages As 
Integer) 
On Error Resume Next 
Select Case FunTool 
Case TP BFL Yl6 
R = Bfly4(Inpdat, Outdat, 0) 
If RFlag Then 
AutoDSFI = Mag_Factor(Outdat.ROT, Outdat.IOT, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.Rl T, Outdat.11 T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R2T, Outdat.12T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R3T, Outdat.13T, AutoDSFI) 
End If 
Case TP BFL Y4 
R = Bfly4(Inpdat, Outdat, 0) 
AutoDSFI = Mag_Factor(Outdat.ROT, Outdat.IOT, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.Rl T, Outdat.11 T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R2T, Outdat.12T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R3T, Outdat.13T, AutoDSFI) 
Case TP BFL Y2 
R = Bfly2(Inpdat, Outdat, 0) 
IfR Then 
MsgBox "Data Overflow or Underflow Error" & CRLF & "At stage" & For-
mat$(Stages ), 16, "Data Computation Error" 
End If 
AutoDSFI = Mag_Factor(Outdat.ROT, Outdat.IOT, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.Rl T, Outdat.11 T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R2T, Outdat.12T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R3T, Outdat.13T, AutoDSFI) 
Case TP BWND4 
R = Bfly4(Inpdat, Outdat, 1) 
AutoDSFI = Mag_Factor(Outdat.ROT, Outdat.IOT, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.Rl T, Outdat.11 T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R2T, Outdat.12T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R3T, Outdat.13T, AutoDSFI) 
Case TP BWND2 
R = Bfly2(Inpdat, Outdat, 1) 
AutoDSFI = Mag_Factor(Outdat.ROT, Outdat.IOT, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.Rl T, Outdat.11 T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R2T, Outdat.12T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R3T, Outdat.13T, AutoDSFI) 
Case TP BFCT 
R = Bfct(Inpdat, Outdat, 0) 
AutoDSFI = Mag_Factor(Outdat.ROT, Outdat.IOT, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.Rl T, Outdat.11 T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R2T, Outdat.12T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R3T, Outdat.13T, AutoDSFI) 
Case TP BRFT 
R = Brft(Inpdat, Outdat) 
Case TP BCFIR 
R = Bcfir(Inpdat, Outdat, mdFlag) 
Case TP BDFIR 
R = Bdfir(Inpdat, Outdat, mdFlag) 
Case TP BRFIR 
R = Brfir(Inpdat, Outdat, mdFlag) 
Case TP BFCT2 
R = Bfct(Inpdat, Outdat, 1) 
AutoDSFI = Mag_Factor(Outdat.ROT, Outdat.IOT, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.Rl T, Outdat.11 T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R2T, Outdat.12T, AutoDSFI) 
AutoDSFI = Mag_Factor(Outdat.R3T, Outdat.13T, AutoDSFI) 
Case TP _ CADD, TP _ V ADD 
R = Vadd(Inpdat, Outdat) 
CaseTP CMAG 
R = Cmag(lnpdat, Outdat) 
CaseTP CMUL 
R = Cmul(Inpdat, Outdat) 
Case TP _ CSUB, TP _ VSUB 
R = V sub(Inpdat, Outdat) 
CaseTP VABS 
Outdat.ROT = Abs(Inpdat.RelO): Outdat.IOT = Abs(Inpdat.ImlO) 
Outdat.Rl T = Abs(Inpdat.Rell): Outdat.11 T = Abs(Inpdat.Imll) 
Outdat.R2T = Abs(Inpdat.Rel2): Outdat.12T = Abs(Inpdat.Iml2) 
Outdat.R3T = Abs(Inpdat.Rel3): Outdat.13T = Abs(Inpdat.Iml3) 
CaseTP VMUL 
R = V mul(Inpdat, Outdat) 
CaseTP VMXM 
MaxMinFun NumS, MaxVal, Min Val 
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Case TP VNAND 
Outdat.ROT =Not (lnpdat.RelO And Inpdat.CoxO) 
Outdat.IOT =Not (lnpdat.ImlO And Inpdat.SnxO) 
Outdat.Rl T =Not (lnpdat.Rell And Inpdat.Coxl) 
Outdat.I 1 T = Not (lnpdat.Iml 1 And Inpdat. Snx 1) 
Outdat.R2T =Not (lnpdat.Rel2 And Inpdat.Cox2) 
Outdat.I2T =Not (lnpdat.Iml2 And Inpdat.Snx2) 
Outdat.R3T =Not (lnpdat.Rel3 And Inpdat.Cox3) 
Outdat.13 T = Not (Inpdat.Iml3 And Inpdat. Snx3) 
CaseTP VNOR 
Outdat.ROT =Not (lnpdat.RelO Or Inpdat.CoxO) 
Outdat.IOT =Not (lnpdat.ImlO Or Inpdat.SnxO) 
Outdat.Rl T =Not (lnpdat.Rell Or Inpdat.Coxl) 
Outdat.I 1 T = Not (lnpdat.Iml 1 Or Inpdat. Snx 1) 
Outdat.R2T =Not (Inpdat.Rel2 Or Inpdat.Cox2) 
Outdat.12T =Not (Inpdat.Iml2 Or Inpdat.Snx2) 
Outdat.R3 T = Not (Inpdat.Rel3 Or Inpdat. Cox3) 
Outdat.13T =Not (Inpdat.Iml3 Or Inpdat.Snx3) 
Case TP _ VPAS, TP _ MOVC, TP _MOYD 
Outdat.ROT = Inpdat.RelO: Outdat.IOT = Inpdat.ImlO 
Outdat.Rl T = Inpdat.Rel 1 : Outdat.I 1 T = Inpdat.Iml 1 
Outdat.R2T = Inpdat.Rel2: Outdat.12T = Inpdat.Iml2 
Outdat.R3 T = Inpdat.Rel3: Outdat.13 T = Inpdat.Iml3 
Case TP VXNOR 
Outdat.ROT =Not (Inpdat.RelO Xor Inpdat.CoxO) 
Outdat.IOT =Not (lnpdat.ImlO Xor Inpdat.SnxO) 
Outdat.Rl T =Not (Inpdat.Rell Xor Inpdat.Coxl) 
Outdat.Il T =Not (Inpdat.Imll Xor Inpdat.Snxl) 
Outdat.R2T =Not (lnpdat.Rel2 Xor Inpdat.Cox2) 
Outdat.12T =Not (lnpdat.Iml2 Xor Inpdat.Snx2) 
Outdat.R3T =Not (lnpdat.Rel3 Xor Inpdat.Cox3) 
Outdat.13T =Not (lnpdat.lml3 Xor Inpdat.Snx3) 
End Select 
End Sub 
Sub Open_Screen (Indexl As Integer) 
On Error Resume Next 
Dim LongName As String 
Dim Title As String 
Dim CDPath As String 
Ifindexl =MID OPEN Then 
' Set default filter. 
If TP TID = TP BLK Then - -
MainEditor.CMDialog_Edit.Filter = "BDB Files (*.bdb)l*.BDB" 
MainEditor.CMDialog_Edit.DefaultExt = "BDB" 
Elself TP TID = TP SYS Then - -
MainEditor.CMDialog_Edit.Filter = "SDB Files(* .sdb)I* .SDB" 
MainEditor.CMDialog_Edit.DefaultExt = "SDB" 
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End If 
' Display Save As dialog. 
MainEditor.CMDialog_ Edit.Filterlndex = 1 
lfRight(Screenlnfo(ScmStage).FullPath, 1) <>"\"Then 
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MainEditor.CMDialog_ Edit.Filename = Screenlnfo(ScmStage ).FullPath & "\" & 
Screenlnfo(ScmStage ).Filename 
End If 
'If file has not been saved yet, set common dialog's 
' default file name to * .dsp 
If Screenlnfo(ScmStage).Filename ="[Untitled]" Then 
MainEditor.CMDialog_Edit.Filename = Ilf(TP _TID = TP _BLK, "* .bdb", "* .sdb") 
End If 
MainEditor. CMDialog_ Edit.Action = 1 
' Exit if user cancels the dialog. 
If Err= 32755 Then Exit Sub 
Title = MainEditor. CMDialog_ Edit.Filetitle 
LongName = MainEditor.CMDialog_ Edit.Filename 
Screenlnfo(ScmStage ).FullPath = Left(LongN ame, Len(LongN ame) - Len(Title)) 
Screenlnfo(ScmStage ).Filename = MainEditor. CMDialog_ Edit.Filetitle 
'Adjust for root directory. 
If Len(Screenlnfo(ScmStage ).FullPath) = 3 Then 
CD Path = Screenlnfo(ScmStage) .FullPath 
Else 
CDPath = Left(LongName, Len(LongName) - Len(Title) - 1) 
End If 
'Change directories for the editor and the viewer. 
ChDir CDPath 
End If 
MainEditor.MousePointer = HOURGLASS 
Write_ File_ To_ Screen Screenlnfo(ScmStage ).FullPath, Screenlnfo(ScmStage ).Filena-
me 
MainEditor.MousePointer = DEFAULT 
End Sub 
Sub Paste_ClipBoard_Contents (Index As Integer) 
If Index = MID PAS TE Then 
If TP TID = TP BLK Then - -
ArrayCount = ArrayCount + 1 
UnRFocus Control MainEditor.Pic Work 
- -
R = BitBlt(Blk_ WorkSpace.hDC, XArr(ArraySiz), Y Arr(ArraySiz), 34, 54, 
Pic_ Work.hDC, 0, 0, SRCCOPY) 
Pie_ Work.Picture = LoadPicture() 
Pie_ Work.Tag= DelCutTag 
Pie_ Work.Move XArr(ArraySiz) + 15, YArr(ArraySiz) - 15 
Pie_ Work.Picture = Clipboard.GetData(CF _BITMAP) 
IfFuncCode(ArraySiz, 0) >= 0 And FuncCode(ArraySiz, 0) <=&HIE Then 
Stage _Flag= Stage _Flag+ 1 
Stage(ArrayCount) = Stage_Flag 
Elself FuncCode(ArraySiz, 0) = TP _DISPLAY Then 
Dpy _Flag = Dpy _Flag + I 
Stage(ArrayCount) = Dpy_Flag 
ElselfFuncCode(ArraySiz, 0) = TP _SIGNAL Then 
Sign_Flag= Sign_Flag+ I 
Stage(ArrayCount) = Sign_Flag 
Else 
Stage(ArrayCount) = 0 
End If 
ArraySiz = ArrayCount 
Pic_Box_Paint Pie_ Work, Stage(ArraySiz), FuncCode(ArraySiz, 0) 






'This routine is to draw a grey line around the Pie_ Work or the Pie_ Sys Work Container 
'and draw the blue box around the upper grey box of the DSP function. 
I 
Sub Pic_Box_Paint (PicSourcel As Control, BoxNum As Integer, lconID As Integer) 
LookUp_Func_ID PicSourceI, IconID 
R = PatBlt(PicSourcel.hDC, 2, 33, 28, I8, WHITENESS) 
PicSource I. CurrentX = 0 
PicSourceI .CurrentY = 3 I 
If Len(PicSource I. Tag) < 5 Then 
PicSource I .Print 11 11 & Pie Source I. Tag 
Else 
Pie Source I .Print PicSource I. Tag 
End If 
Pie Source I. CurrentX = 5 
PicSource I. Current Y = 40 
PicSource I .Print 11 [ 11 ; BoxNum; 11 ] 11 
End Sub 
Sub Pic_IconTool_Highlight (Source2 As Control) 
'note this to unhighlight the Picture Icon Tools. These controls 
'must get their outline drawn on the picture box they are inside 
Un Wide= Source2.Width 
UnHigh = Source2.Height 
Source2.Line (0, 0)-(Un Wide, I), &HFFFFFF, BF 
Source2.Line (0, 0)-(I, UnHigh), &HFFFFFF, BF 
Source2.Line (Un Wide, UnHigh)-(0, UnHigh - 3), &H808080, BF 
Source2.Line (Un Wide, UnHigh- 3)-(I, UnHigh - 4), &H808080, BF 
Source2.Line (Un Wide, UnHigh)-(Un Wide - 3, 0), &H808080, BF 
Source2.Line (Un Wide - 3, UnHigh)-(UnWide - 4, I), &H808080, BF 
End Sub 
Sub Pie_ StatusArea _Paint () 
'Highlighting the StatusArea 
Pie_ Icon Tool_ Highlight Pie_ StatusArea 
'Positioning the command Button 
Sys_ System.Move Main_ Width - 290, 4, 60, 26 
Start_System.Move Main_ Width- 220, 4, 60, 26 
Stop_System.Move Main_ Width- 150, 4, 60, 26 
Exit_System.Move Main_ Width- 80, 4, 60, 26 
Pie StatusArea.F ontBold = True 
'Display X & Y mouse coordinates labels, "X=" and "Y=" 
Pie_ StatusArea. Current Y = Main_ Height * . 02 
Pie StatusArea.CurrentX =Main Width* .01 - -
Pie_ StatusArea.Print "X ="; 
Pie StatusArea.CurrentX =Main Width* .115 
- -
Pic _ StatusArea.Print "Y ="; 
'Position the Panel for X & Y coordinates 
Pan_ XPts. Top = Main _Height * .015 
Pan XPts.Left = Main Width * .034 - -
Pan_ YPts.Top =Main_ Height* .015 
Pan YPts.Left = Main Width * .14 
- -
Pan_NSysTxt.Top = Main_Height * .015 
Pan _NSysTxt.Left = Main_ Width * .23 
Pan_NSys.Top = Main_Height * .015 
Pan_ NSys.Left = Main_ Width * .49 
End Sub 
Sub Pic_SysWork_DblClick () 
IfTP TID = TP SYS Then - -
Xlnit = XSI(SICount): Ylnit = YSI(SICount) 
If Pic_SysWork.Visible Then Prepare_New_Sys_Icon Xlnit, Ylnit 
Select Case FuncCode(SICount, 1) 
Case TP AIME 
CenterForm SignalEditor 
SignalEditor. Show Modeless 
Case TP AGMEM 
CenterForm AGMEM Editor 
AGMEM Editor.Show Modal 
Case TP DISPLAY 






Sub Pic_SysWork_MouseDown (Button As Integer, Shift As Integer, X As Single, Y As 
Single) 
IfTP TID = TP SYS Then - -






Sub Pic_SysWork_MouseUp (Button As Integer, Shift As Integer, X As Single, Y As Sin-
gle) 
IfTP _TID = TP _SYS Then Pic_SysWork.Drag 2 
End Sub 
Sub Pie_ Sys Work_ Paint () 
Pic_SysWork.Line (1, 1)-(30, 31), QBColor(l), B 
Pic_SysWork.Line (1, 31)-(30, 52), QBColor(8), B 
Pic_Box_Paint Pic_SysWork, Pass(SICount), FuncCode(SICount, 1) 
RF ocus _Control MainEditor .Pie_ Sys Work 
End Sub 
Sub Pic_ Work_DblClick () 
If TP TID = TP BLK Then - -
XInit = XArr(ArraySiz): Yinit = YArr(ArraySiz) 
If Pie_ Work.Visible Then Prepare_New_Icon XInit, Yinit 
Select Case FuncCode(ArraySiz, 0) 
Case TP SIGNAL 
CenterForm XGen 
XGen.Show Modal 
Case TP DISPLAY 
CenterF orm BGraph 
BGraph.Show Modal 
Case Else 





Sub Pic_ Work_MouseDown (Button As Integer, Shift As Integer, X As Single, Y As Sin-
gle) 
If TP TID = TP BLK Then - -
Pie_ Work.Drag 1 
DragX=X 
DragY = Y 
End If 
End Sub 
Sub Pie_ Work_ Mouse Up (Button As Integer, Shift As Integer, X As Single, Y As Single) 
If TP _ TID = TP _ BLK Then Pie_ Work.Drag 2 
End Sub 
Sub Pic_ Work_Paint () 
'Paint the Top square with blue color 
Pie_ Work.Line (1, 1)-(30, 31), QBColor(l), B 
'Paint the Bottom square with gray color 
Pie_ Work.Line (1, 31)-(30, 52), QBColor(8), B 
'Update the icon information 
Pic_Box_Paint Pie_ Work, Stage(ArraySiz), FuncCode(ArraySiz, 0) 
'Highlight the icon 
RFocus Control MainEditor.Pic Work - -
End Sub 
Sub Prepare_For_New_Scm () 
Dim TemOK As Integer 
Txtl = "" 
'Check if the Screen has changed since it was last saved. 
If Screenlnfo(ScmStage ).Changed Then 
'Inform user screen has been modified. 
Txtl = Txtl + Screenlnfo(ScmStage).Filename + CRLF 
Txtl = Txtl + "The project has changed" + CRLF 
Txtl = Txtl +"Current Path:"+ A_TAB + CurDir$ + CRLF + CRLF 
Txtl = Txtl + "Do you want to save current changes?" 
TemOK = MsgBox(Txtl, 51, "PROJECT HAS CHANGED") 
If TemOK =MB YES Then 
Save Screen MID SA VE - -




'Clear the screen and delete all variables 
Initialize All Variables TP TID - - -
142 
'Initialize the variables to default value 
Screenlnfo(ScmStage ).Filename = Untitled 
Screenlnfo(ScmStage ).Changed= False 
'Reset the title on the editors titlebar 
Caption= "SHARP WinDSP: [Untitled] " 
If Not Tool_ Select.Value Then Tool_Select.Value =True Else lnitiate_SignEdit 
End Sub 
'Prepare the new function icon for the pie_ work and copy the existing image of the 
pic_work 
'to the blk _workspace and clear the picture in pie_ work. 
Sub Prepare_New_Icon (X As Integer, Y As Integer) 
UnRFocus Control MainEditor.Pic Work - -
R = BitBlt(Blk_ WorkSpace.hDC, X, Y, 34, 54, Pic_ Work.hDC, 0, 0, SRCCOPY) 
MainEditor!Pic Work.Visible= False 
MainEditor!Pic_ Work.Picture= LoadPicture() 
End Sub 
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'Prepare the new function icon for the pie_ Sys Work and copy the existing image of the 
pie_ Sys Work 
'to the Sys_ workspace and clear the picture in pie_ Sys Work. 
I 
Sub Prepare_New_Sys_Icon (X As Integer, Y As Integer) 
UnRF ocus _Control MainEditor.Pic _Sys Work 
R = BitBlt(Sys_ WorkSpace.hDC, X, Y, 34, 54, Pic_SysWork.hDC, 0, 0, SRCCOPY) 
MainEditor!Pic_SysWork.Visible =False 
MainEditor!Pic _Sys Work.Picture = LoadPicture() 
End Sub 
Sub Process _IO _Data (FunlnProgress As Integer, Passes As Integer) 
Dim EData As Integer 
Dim FNumA As Integer 
Dim FNumB As Integer 
Dim FNumC As Integer 
Dim FileNuml As Integer 
Dim FileNum2 As Integer 
Dim FileNum3 As Integer 
Dim CoFlag As Integer 
Dim MX 1 As Integer 
Dim MYl As Integer 
Dim MX2 As Integer 
Dim MY2 As Integer 
Dim Var 1 As Integer 
Dim V ar2 As Integer 
Dim V ar3 As Integer 
Dim JO As Integer 
Dim Datem As Long 
Dim Cotem As Long 
Dim MemPos As Long 
Dim V arTemp As String * 1 
Dim RAStrg As String 
Dim CAStrg As String 
Dim W AStrg As String 
On Error Resume Next 
Get Ini WorkDirEnv 
NS=O 
'Opening the address pattern files 
RAStrg = RTrim$(RA_Txt) & ".AG2" 
CAStrg = RTrim$(CA_Txt) & ".AG2" 
WAStrg = RTrim$(WA_Txt) & ".AG2" 
If FunlnProgress = TP _ BFL Y 16 Then 
EData = 16 
ReDim RRMX(l6): ReDim RYMX(l6) 
ReDim CRTem(l6): ReDim CYTem(l6) 
ReDim RTem(16): ReDim RTem(l6) 
Else 
EData=4 
ReDim RRMX(4): ReDim RYMX(4) 
ReDim CRTem(4): ReDim CYTem(4) 
ReDim RTem(4): ReDim YTem(4) 
End If 
FileNuml = FreeFile 
Open RAStrg For Binary Access Read As #FileNuml 
FileNum2 = FreeFile 
Open WAStrg For Binary Access Read As #FileNum2 
If Not AutoMan Then 
IPStrg = RTrim$(1P _Txt) & ".Dat" 
OPStrg = RTrim$(0P _Txt) & ".Dat" 
CPStrg = RTrim$(CP _Txt) & ".Dat" 
FNumA = FreeFile 
Open IPStrg For Random Access Read As #FNumA Len= 4 
FNumB = FreeFile 
Open OPStrg For Random Access Write As #FNumB Len= 4 
End If 
Select Case FunlnProgress 
Case TP_BRFT, TP_CMAG, TP_VABS, TP_VMXM, TP_VPAS 
CoFlag = True 
Case Else 
CoFlag =False 
FileNum3 = FreeFile 
Open CAStrg For Binary Access Read As #FileNum3 
If Not AutoMan Then 
FNumC = FreeFile 
Open CPStrg For Random Access Read As #FNumC Len= 4 
End If 
End Select 
While NS < NS Dat 
For J = 1 To EData 
Get #FileNuml,, VarTemp 
Varl = CVI(VarTemp) 
Get #FileNuml,, VarTemp 
V ar2 = CVI(VarTemp) 
Get #FileNuml,, VarTemp 
Var3 = CVI(VarTemp) 
Datem = Var3 * 2" 16 + Var2 * 2 "8 + Varl 
If Datem <= 1024 Then 
MXl = Datem: MYl = 0 
Else 
MXl = Datem Mod 1024 
MYl = Clnt(Datem \ 1024) 
End If 
If Not CoFlag Then 
Get #FileNum3, , VarTemp 
Varl = CVI(VarTemp) 
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Get #FileNum3, , VarTemp 
V ar2 = CVI(VarTemp) 
Get #FileNum3,, VarTemp 
Var3 = CVl(VarTemp) 
Cotem = Var3 * 2 /\ 16 + Var2 * 2 /\ 8 + Varl 
If Cotem <= 1024 Then 
MX2 = Cotem: MY2 = 0 
Else 
MX2 = Cotem Mod 1024 
MY2 = Clnt( Cotem \ 1024) 
End If 
End If 
If AutoMan Then 
If Not CoFlag Then 
CRTem(J) = CRMX(MX2, MY2) 
CYTem(J) = CYMX(MX2, MY2) 
If CSFI = 1 Then 
CRTem(J) = Dat_Shift(CRTem(J), 1) 




MemPos = Cotem * 2 + 1 
If Not CoFlag Then 
Get #FNumC, MemPos, CRTem(J) 
Get #FNumC, MemPos + 1, CYTem(J) 
If CSFI = 1 Then 
CRTem(J) = Dat_Shift(CRTem(J), 1) 




If AutoMan Then 
Select Case DF Dat 
Case &Hl, &H2, &H3 'RQWA RQWC RQWB 
RTem(J) = QRMX(MXl, MYl) 
YTem(J) = QYMX(MXl, MYl) 
Case &HS, &H6, &H7 'RA WQ RA WC RA WB 
RTem(J) = ARMX(MXl, MYl) 
YTem(J) = AYMX(MXl, MYl) 
Case &HO, &H4 'RBWA RBWQ 
RTem(J) = BRMX(MXl, MYl) 
YTem(J) = BYMX(MXl, MYl) 
Case &H8, &H9, &HA 'RCW A RCWB RCWQ 
RTem(J) = CRTem(J) 




Mem.Pos = Datem * 2 + 1 
'Write the Data to the input file 
Get #FNumA, Mem.Pos, RTem(J) 
Get #FNumA, MemPos + 1, YTem(J) 
End If 
If DSFI Tern> 0 Then 
RTem(J) = Dat_Shift(RTem(J), DSFI_Tem) 
YTem(J) = Dat_Shift(YTem(J), DSFI_Tem) 
End If 
NextJ 
JO= 1: RFlag =False 
For J = 1 To (EData \ 4) 
Inpdat.RelO = RTem(JO): Inpdat.ImlO = YTem(JO) 
Inpdat.Rel 1 = RT em( JO + 1): Inpdat.Iml 1 = YT em( JO + 1) 
Inpdat.Rel2 = RTem(JO + 2): Inpdat.Iml2 = YTem(JO + 2) 
Inpdat.Rel3 = RTem(JO + 3): Inpdat.Iml3 = YTem(JO + 3) 
If Not CoFlag Then 
Inpdat.CoxO = CRTem(l): Inpdat.SnxO = CYTem(l) 
Inpdat.Coxl = CRTem(2): Inpdat.Snxl = CYTem(2) 
Inpdat.Cox2 = CRTem(3): Inpdat.Snx2 = CYTem(3) 
Inpdat.Cox3 = CRTem(4): Inpdat.Snx3 = CYTem(4) 
End If 
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'Debug.Print Right$("000000" & Hex$(Inpdat.Rel0), 6) & "" & Right$("000000" 
& Hex$(Inpdat.Iml0), 6) & " " & Right$("000000" & Hex$(Inpdat.Rell ), 6) & " " & 
Right$("000000" & Hex$(Inpdat.Imll), 6) & "" & Right$("000000" & Hex$(Inpdat.Rel2), 
6) & " " & Right$("000000" & Hex$(Inpdat.Iml2), 6) & " " & Right$("000000" & Hex$(In-
pdat.Rel3), 6) & " " & Right$("000000" & Hex$(Inpdat.Iml3), 6) 
'Debug.Print Right$("000000" & Hex$(Inpdat.Cox0), 6) & " " & Right$("000000" 
& Hex$(Inpdat.Snx0), 6) & "" & Right$("000000" & Hex$(Inpdat.Coxl), 6) & "" & 
Right$("000000" & Hex$(Inpdat.Snxl), 6) & "" & Right$("000000" & Hex$(Inp-
dat.Cox2), 6) & "" & Right$("000000" & Hex$(Inpdat.Snx2), 6) & "" & Right$("000000" 
& Hex$(Inpdat.Cox3), 6) & "" & Right$("000000" & Hex$(Inpdat.Snx3), 6) 
Multiply_ Routine_ Selection NS, FunlnProgress, Passes 
RRMX(JO) = Outdat.ROT: RYMX(JO) = Outdat.IOT 
RRMX(JO + 1) = Outdat.RlT: RYMX(JO + 1) = Outdat.IlT 
RRMX(JO + 2) = Outdat.R2T: RYMX(JO + 2) = Outdat.12T 
RRMX(JO + 3) = Outdat.R3T: RYMX(JO + 3) = Outdat.I3T 
'Debug.Print Right$("000000" & Hex$(0utdat.ROT), 6) & "" & Right$("000000" 
& Hex$(0utdat.IOT), 6) & " " & Right$("000000" & Hex$(0utdat.Rl T), 6) & " " & 
Right$("000000" & Hex$(0utdat.Il T), 6) & " " & Right$("000000" & Hex$(0utdat.R2T), 
6) & "" & Right$("000000" & Hex$(0utdat.I2T), 6) & "" & Right$("000000" & 
Hex$(0utdat.R3T), 6) & " " & Right$("000000" & Hex$(0utdat.I3T), 6) 
JO= JO+ 4 
NextJ 
IfFunlnProgress = TP _BFL Yl6 Then 
JO= 4: RFlag =True 
For J = 1To4 
Inpdat.RelO = RRMX(J): Inpdat.ImlO = RYMX(J) 
Inpdat.Rel 1 = RRMX(J + 4): Inpdat.Iml 1 = R YMX( J + 4) 
Inpdat.Rel2 = RRMX(J + 8): Inpdat.Iml2 = RYMX(J + 8) 
Inpdat.Rel3 = RRMX(J + 12): Inpdat.Iml3 = RYMX(J + 12) 
Inpdat.CoxO = CRTem(l): Inpdat.SnxO = CYTem(l) 
Inpdat.Coxl = CRTem(JO + 1): Inpdat.Snxl = CYTem(JO + 1) 
Inpdat.Cox2 = CRTem(JO + 2): Inpdat.Snx2 = CYTem(JO + 2) 
Inpdat.Cox3 = CRTem(JO + 3): Inpdat.Snx3 = CYTem(JO + 3) 
JO= JO+ 3 
Multiply _Routine_Selection NS, FuninProgress, Passes 
RRMX(J) = Outdat.ROT: RYMX(J) = Outdat.IOT 
RRMX(J + 4) = Outdat.RlT: RYMX(J + 4) = Outdat.IlT 
RRMX(J + 8) = Outdat.R2T: RYMX(J + 8) = Outdat.I2T 
RRMX(J + 12) = Outdat.R3T: RYMX(J + 12) = Outdat.13T 
NextJ 
End If 
For J = 1 To EData 
Get #FileNum2,, VarTemp 
Varl = CVI(VarTemp) 
Get #FileNum2,, VarTemp 
V ar2 = CVI(VarTemp) 
Get #FileNum2, , VarTemp 
Var3 = CVI(VarTemp) 
Datem = Var3 * 2 /\ 16 + Var2 * 2 /\ 8 + Varl 
If Datem <= 1024 Then 
MXl = Datem: MYl = 0 
Else 
MXl = Datem Mod 1024 
MYl = Cint(Datem \ 1024) 
End If 
If AutoMan Then 
Select Case DF Dat 
Case &H4, &HS, &HA 'RBWQ RA WQ RCWQ 
QRMX(MXl, MYl) = RRMX(J): QYMX(MXl, MYl) = RYMX(J) 
Case &HO, &HI, &H8 'RBWARQWARCWA 
ARMX(MXl, MYl) = RRMX(J): AYMX(MXl, MYl) = RYMX(J) 
Case &H3, &H7, &H9 'RQWB RA WB RCWB 
BRMX(MXl, MYl) = RRMX(J): BYMX(MXl, MYl) = RYMX(J) 
Case &H2, &H6 'RA WC RQWC 
CRMX(MXl, MYl) = RRMX(J): CYMX(MXl, MYl) = RYMX(J) 
End Select 
Else 
MemPos = Datem * 2 + 1 
Put #FNumB, MemPos, RRMX(J) 
Put #FNumB, MemPos + 1, RYMX(J) 
End If 
NextJ 
NS = NS + EData 
IfNS =NS Dat- 4 Then 
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If FunlnProgress = TP _BCFIR Or FunlnProgress = TP _ BDFIR Or FunlnProgress 





Sub Save_ Screen (Index 1 As Integer) 
On Error Resume Next 
Dim LongN ame As String 
Dim Title As String 
Dim CDPath As String 
If (Indexl = MID_ SA VE_ AS) Or (Screenlnfo(ScmStage ).Filename = Untitled) Then 
NeedToSave =False 
' Set default filter. 
If TP TID = TP BLK Then 
- -
MainEditor.CMDialog_Edit.Filter = "BDB Files (*.bdb)l*.BDB" 
MainEditor.CMDialog_Edit.DefaultExt = "BDB" 
ElselfTP TID = TP SYS Then - -
MainEditor.CMDialog_Edit.Filter = "SDB Files (*.sdb)l*.SDB" 
MainEditor.CMDialog_Edit.DefaultExt = "SDB" 
End If 
' Display Save As dialog. 
MainEditor.CMDialog_ Edit.Filterlndex = 1 
If Right(Screenlnfo(ScmStage).FullPath, 1) <>"\"Then 
MainEditor.CMDialog_Edit.Filename = Screenlnfo(ScmStage).FullPath & "\" & 
Screenlnfo(ScmStage ).Filename 
End If 
'If file has not been saved yet, set common dialog's 
' default file name to * .dsp 
If Screenlnfo(ScmStage).Filename ="[Untitled]" Then 
MainEditor.CMDialog_Edit.Filename = Ilf(TP _TID = TP_BLK, "*.bdb", "*.sdb") 
End If 
MainEditor. CMDialog_ Edit.Action = 2 
' Exit if user cancels the dialog. 
If Err= 32755 Then Exit Sub 
Title = MainEditor. CMDialog_ Edit.Filetitle 
LongName = MainEditor.CMDialog_ Edit.Filename 
Screenlnfo(ScmStage).FullPath = Left(LongName, Len(LongName) - Len(Title)) 
Screenlnf o(ScmStage ).Filename = MainEditor. CMDialog_ Edit.Filetitle 
' Adjust for root directory. 
If Len(Screenlnfo(ScmStage ).FullPath) = 3 Then 
CD Path = Screenlnfo(ScmStage ).FullPath 
Else 
CD Path= Left(LongName, Len(LongName) - Len(Title) - 1) 
End If 




MainEditor.MousePointer = HOURGLASS 
Write_ Screen_ To_ File Screenlnfo(ScmStage ).FullPath, Screenlnfo(ScmStage ).Filena-
me 
MainEditor.MousePointer = DEFAULT 
End Sub 
Sub Scale_Data_Amount (DatSEL As Integer, IconID As Integer) 
If DatSEL Then 
BFPI Tern= BFPI Dat - -
If IconID = TP MOVC Then DSFI Tern = 0 Else DSFI Tern= DSFI Dat - - - -
Else 
Select Case IconID 
Case TP BFL Yl6 
DSFI Tern= AutoDSFI 
Case TP_BFLY4, TP_BWND4 
DSFI Tern= AutoDSFI - 2 
Case TP _BFL Y2, TP _BWND2, TP _BFCT, TP _BFCT2 
DSFI Tern = AutoDSFI - 3 
CaseTP CMAG 
DSFI Tern = AutoDSFI - 4 
Case Else 
DSFI Tern= 0 
End Select 
IfDSFI Tern< 0 Then DSFI Tern= 0 - -
BFPI Tern= BFPO Dat - -
End If 
End Sub 
Sub ScrollBar_Positioning (InstVS As Control, InstHS As Control, Wks As Control, Root-
Wks As Control) 
InstHS.Top = RootWks.Height 
InstHS.Left = 0 
InstHS. Width = RootWks. Width 
InstHS.Max = Wks.ScaleWidth- RootWks.ScaleWidth 
If (RootWks.Scale Width < Wks.Scale Width) Then 
InstHS.Enabled = True 
Diff= Wks.ScaleWidth \ RootWks.ScaleWidth 
InstHS.LargeChange = InstHS.Max \ Diff 
Else 
InstHS.Enabled = False 
End If 
InstHS.Refresh 
InstVS.Top = 0 
InstVS.Left = RootWks.Width 
InstVS.Height = RootWks.Height 
InstVS.Max = Wks.ScaleHeight - RootWks.ScaleHeight 
If (RootWks.ScaleHeight < Wks.ScaleHeight) Then 
InstVS.Enabled =True 
Diff = Wks.ScaleHeight \ RootWks.ScaleHeight 





IfTP TID = TP BLK Then - -
Blk Com Box.Left = InstHS. Width - -
Blk_Com_Box.Top = InstVS.Height 
Blk Com Box.Width= InstVS.Width - -
Blk _Com_ Box.Height = InstHS.Height 
ElselfTP TID = TP SYS Then - -
Sys_ Com_ Box.Left = InstHS. Width 
Sys_ Com_Box.Top = InstVS.Height 
Sys_Com_Box.Width = InstVS.Width 
Sys_ Com_ Box.Height = InstHS.Height 
End If 
End Sub 
'When the MousePointer is within the Editing area, the MousePointer 
'is changed depending on the Tool being used. This routine is called 
'from the MouseMove event for the Sys and Block Work_ Space to change the 
'MousePointer. 
Sub Set_ MousePointer () 
Select Case CurrentTool 
Case TP SELECT 
Sys_ WorkSpace.MousePointer =ARROW 
Case TP LINE 
Sys_ WorkSpace.MousePointer =ARROW 
CaseTP TEXT 
Sys_ WorkSpace.MousePointer = I_ BEAM 
Case Else 
Sys_ WorkSpace.MousePointer =DEFAULT 
End Select 
End Sub 
Sub Start_ System_ Click () 
Dim DSPDrive As String, DSPDir As String 
Dim Tern Val As Integer 
CurPath$ = CurDir$ 
Stop_ System.Enabled = True 
Start_ System.Enabled = False 
Select Case TP TID 
Case TP SYS 
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If Pic_SysWork.Visible Then Prepare_New_Sys_Icon XSI(SICount), YSI(SICount) 
If SISiz > 0 And LCount > 0 Then 
AutoDSFI = 0: I = 1 
Screen.MousePointer = 11 
While I <= ArrayCount 
IfFuncCode(I, 0) >=&HO And FuncCode(I, 0) <= &HlE Then 
LookUp_Func_ID Pic_ Work, FuncCode(I, 0) 
THISFN_SECT = Pic_ Work.Tag & "Pass" & Format$(Stage(I)) 
Get_Ini_ File_ Settings 
Create_Port_Array NS_Dat, DF _Dat 
Scale_ Data_ Amount DSFISEL, FuncCode(I, 0) 
Process_IO _Data FuncCode(I, 0), Stage(!) 
DSFO Dat = AutoDSFI 
BFPO Dat = DSFI Tern+ BFPI Tern 
KEY_STR = Format$(DSFO_Dat) & "," & Format$(BFPO_Dat) 
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R = WritePrivateProfileString(THISFN_SECT, "DSFO BFPO", KEY_STR, 




Screen.MousePointer = 0 
'Unload StatusDlg 
Else 
MsgBox "No function icons selected or No Line path connection", 16, "Error in 
execution" 




Case TP BLK 
If Pie_ Work.Visible Then Prepare_New_Icon XArr(ArraySiz), YArr(ArraySiz) 
If ArrayCount > 0 And LineCount > 0 Then 
'StatusDlg.Show Modeless 
AutoDSFI = 0: I = 1 
Screen.MousePointer = 11 
While I <= ArrayCount 
IfFuncCode(I, 0) >=&HO And FuncCode(I, 0) <=&HIE Then 
LookUp_Func_ID Pie_ Work, FuncCode(I, 0) 
THISFN_SECT = Pic_ Work.Tag & "Pass" & Format$(Stage(I)) 
Get_ Ini _File_ Settings 
Create_Port_Array NS_Dat, DF _Dat 
Scale_Data_Amount DSFISEL, FuncCode(I, 0) 
Process_IO _Data FuncCode(I, 0), Stage(I) 
DSFO Dat = AutoDSFI 
BFPO Dat = DSFI Tern + BFPI Tern 
KEY_STR = Format$(DSFO_Dat) & "," & Format$(BFPO_Dat) 





Screen.MousePointer = 0 




MsgBox "No function icons selected or No Line path connection", 16, "Error in 
execution" 





Start_ System.Enabled = True 
End Sub 
Sub Stop_ System_ Click () 
Start_ System.Enabled = True 
Stop_ System.Enabled= False 
End Sub 
Sub STxtEdit_Change (Index As Integer) 
TxtUnFocus Index 
STxtEdit(Index).Height = TextHeight(STxtEdit(Index)) + 4 
STxtEdit(Index).Width = TextWidth(STxtEdit(Index)) * 1.4 + 20 
If STxtEdit(Index).Text <>'"'Then TxtFocus Index 
STxtEnable =False 
End Sub 
Sub STxtEdit_ GotFocus (Index As Integer) 
TxtUnFocus STxtSelected 
If STxtEdit(STxtSelected).Text =""Then 
Iflndex < STxtNum - 1 Then STxtEnable =False 
If Not STxtEnable Then STxtEdit(STxtSelected).Visible =False 
End If 
STxtSelected = Index 
TxtF ocus Index 
End Sub 
Sub STxtEdit_MouseDown (Index As Integer, Button As Integer, Shift As Integer, X As 
Single, Y As Single) 
If CurrentTool <> TP TEXT Then 
STxtEdit(Index).Drag 1 
DragX=X/ 15 






Sub STxtEdit_MouseMove (Index As Integer, Button As Integer, Shift As Integer, X As 
Single, Y As Single) 
STxtEdit(Index).MousePointer = Ilf(CurrentTool = TP _SELECT, ARROW, DE-
FAULT) 
End Sub 
Sub STxtEdit_MouseUp (Index As Integer, Button As Integer, Shift As Integer, X As Sin-
gle, Y As Single) 
IfCurrentTool <> TP _TEXT Then STxtEdit(Index).Drag 2 
End Sub 
Sub Sys_InstHScroll_Changing () 
Sys_ WorkSpace.Left = -Sys_ InstHScroll. Value 
End Sub 
Sub Sys_InstHScroll_GotFocus () 
If Pie_ Sys Work. Visible Then 
'If Not SysToolFlag Then Prepare_New_Sys_Icon XSl(SICount), YSI(SICount) 





Sub Sys_InstVScroll_Changing () 
Sys_ WorkSpace.Top = -Sys_InstVScroll.Value 
End Sub 
Sub Sys_InstVScroll_GotFocus () 
If Pie_ Sys Work. Visible Then 
'If Not SysToolFlag Then Prepare_New_Sys_Icon XSI(SICount), YSI(SICount) 
'Tool Select.Value= False 




Sub Sys_ System_ Click () 
'If Not Tool Select.Value Then Tool Select.Value= True - -
IfTP TID = TP BLK Then - -
'If the Block ToolPalette Extension is visible, hide it 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
If Not SystemEditor.Visible Then SystemEditor.Visible =True 
SystemEditor.WindowState =MAXIMIZED 
ElselfTP TID = TP SYS Then - -




Sub Sys_ WorkSpace_DragDrop (Source As Control, X As Single, Y As Single) 
Dim Movable As Integer 
XTArr = X - DragX: YTArr = Y - DragY 
If TypeOf Source Is TextBox Then 
TxtUnFocus STxtSelected 
Source.Move XT Arr, YT Arr 
TxtF ocus STxtSelected 
Elself TypeOf Source Is PictureBox Then 
Movable = True 
SavedMode =Sys_ WorkSpace.DrawMode 
'Check to see there is line between the icon to be moved and if it does, erase it 
'and update the current line position of the move icon. 
For I = 0 To LCount - 1 
If YPts(I, 0) = YSI(SICount) + 16 And XPts(I, 0) = XSI(SICount) - 2 Then 
If XT Arr - 2 <= XPts{I, 1) Then 
Msg ="Do not drag active icon beyond the left icon" 





Elself YPts(I, 1) = YSI(SICount) + 8 And XPts(I, 1) = XSI(SICount) + 32 Then 
IfXTArr + 32 >= XPts(I, 0) Then 
Msg ="Do not drag active icon beyond the left icon" 




ElselfYPts(I, 1) = YSI(SICount) + 24 And XPts(I, 1) = XSI(SICount) + 32 Then 
IfXTArr + 32 >= XPts(I, 0) Then 
Msg ="Do not drag active icon beyond the left icon" 




Elself YPts(I, 1) = YSI(SICount) + 16 And XPts(I, 1) = XSI(SICount) + 32 Then 
IfXTArr + 32 >= XPts(I, 0) Then 
Msg ="Do not drag active icon beyond the left icon" 






If Movable Then 
For I = 0 To LCount - 1 
If YPts(I, 0) = YSl(SICount) + 16 And XPts(I, 0) = XSI(SICount) - 2 Then 
'Erase the Old Line 
XFinish = XPts(I, 0): YFinish = YPts(I, 0) 
XStart = XPts(I, 1 ): YStart = YPts(I, 1) 
Sys_ WorkSpace.DrawMode = NOT_COPY_PEN 
Draw _Icon_ Line XStart, YStart, XFinish, YFinish 
Sys_ WorkSpace.DrawMode = SavedMode 
'Update the new position line 
XPts(I, 0) = XTArr- 2: YPts(I, 0) = YTArr + 16 
XFinish = XTArr - 2: YFinish = YTArr + 16 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
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Elself YPts(I, 1) = YSI(SICount) + 8 And XPts(I, 1) = XSI(SICount) + 32 Then 
'Erase the 0 Id Line 
XFinish = XPts(I, 0): YFinish = YPts(I, 0) 
XStart = XPts(I, 1 ): YStart = YPts(I, 1) 
Sys_ WorkSpace.DrawMode = NOT_COPY_PEN 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
Sys_ WorkSpace.DrawMode = SavedMode 
'Update the new position line 
XPts(I, 1) = XTArr + 32: YPts(I, 1) = YTArr + 8 
XStart = XT Arr + 32: YStart = YT Arr + 8 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
ElselfYPts(I, 1) = YSI(SICount) + 24 And XPts(I, 1) = XSI(SICount) + 32 Then 
'Erase the 0 Id Line 
XFinish = XPts(I, 0): YFinish = YPts(I, 0) 
XStart = XPts(I, 1): YStart = YPts(I, 1) 
Sys_ WorkSpace.DrawMode =NOT_ COPY _PEN 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
Sys_ WorkSpace.DrawMode = SavedMode 
'Update the new position line 
XPts(I, 1) = XTArr + 32: YPts(I, 1) = YTArr + 24 
XStart = XT Arr+ 32: YStart = YT Arr+ 24 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
ElselfYPts(I, 1) = YSI(SICount) + 16 And XPts(I, 1) = XSI(SICount) + 32 Then 
'Erase the 0 Id Line 
XFinish = XPts(I, 0): YFinish = YPts(I, 0) 
XStart = XPts(I, 1 ): YStart = YPts(I, 1) 
Sys_ WorkSpace.DrawMode =NOT_ COPY_ PEN 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
Sys_ WorkSpace.DrawMode = SavedMode 
'Update the new position line 
XPts(I, 1) = XT Arr+ 32: YPts(I, 1) = YT Arr+ 16 
XStart = XT Arr+ 32: YStart = YT Arr+ 16 
Draw_Icon_Line XStart, YStart, XFinish, YFinish 
End If 
Next I 
XSI(SICount) = XT Arr 
YSI(SICount) = YT Arr 




Sub Sys_ WorkSpace _Load () 
Sys_ WorkSpace.Top = 0 
Sys_ WorkSpace.Left = 0 
Sys_ WorkSpace.BorderStyle = NONE 
Pic_SysWork.BorderStyle =NONE 
Pic _Sys Work.Move 0, 0, 34, 54 
End Sub 
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Sub Sys_ WorkSpace _ MouseDown (Button As Integer, Shift As Integer, X As Single, Y As 
Single) 
If Button= LEFT BUTTON And TP TID = TP SYS Then - - -
XOld = XSI(SICount): YOld = YSI(SICount) 
Select Case CurrentTool 
Case TP TEXT 
If STxtNum > 0 Then 
If STxtEnable And STxtEdit(STxtNum - l).Text =""Then 
TxtUnFocus STxtNum - 1 
STxtEdit(STxtNum - 1 ).Move X, Y 
STxtEdit(STxtNum - l).SetFocus 
End If 
End If 
If Not STxtEnable Then 
If STxtNum > 1 Then Load STxtEdit(STxtNum) 
STxtEdit(STxtNum).Top = Y 
STxtEdit(STxtNum).Left = X 
STxtEdit(STxtNum).Visible =True 
STxtEdit(STxtNum).Text = "" 
STxtEdit(STxtNum).SetFocus 
STxtNum = STxtNum + 1 
STxtEnable = True 
End If 
Case TP SELECT 
TxtUnFocus STxtSelected 
For I = 1 To SISiz 
If (XSI(I) <= X And (XSI(I) + 34) >= X) And (YSI(I) <= Y And (YSI(I) + 54) 
>= Y) Then 
UnRF ocus _Control MainEditor.Pic _Sys Work 
R = BitBlt(Sys_ WorkSpace.hDC, XOld, YOld, 34, 54, Pic_SysWork.hDC, 
0, 0, SRCCOPY) 
Pie_ Sys Work.Picture = LoadPicture() 
Pie_ Sys Work.Move XSI(I), YSI(I) 
Get_Function_Pic Pic_SysWork, FuncCode(I, 1) 
R = PatBlt(Sys _ WorkSpace.hDC, XSI(I), YSI(I), 34, 54, WHITENESS) 





Case TP LINE 
For I = 1 To SISiz 
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If (XSI(I) <= X And (XSI(I) + 34) >= X) And (YSI(I) <= Y And (YSI(I) + 54) 
>= Y) Then 
'Check to see which icons is selected so that Icon's ID can be properly set 
Select Case StartEvent 
Case False 
IniDraw = True 
StartEvent = True 
'Store the initial start of the line to draw 
StartX = XSI(I) + 16 
Start Y = YSI(I) + 16 
'Make the last location equal the starting location 
OldX = StartX 
OldY = StartY 
DsplyFlgl = FuncCode(I, 1) 
Array Fig 1 = I 
XPts(LCount, 1) = XSI(I) + 32: YPts(LCount, 1) = YSI(I) + 16 
Case True 
StartEvent = False 
FinDraw = True 
DsplyFlg2 = FuncCode(I, 1) 
Array Flg2 = I 





Msg ="Invalid -- No Icon selected" 
MsgBox Msg, 16, "Line Editor" 
FinDraw =False: StartEvent =False 
XPts(LCount, 0) = 0: YPts(LCount, 0) = 0 
XPts(LCount, 1) = 0: YPts(LCount, 1) = 0 
If IniDraw Then 
DrawLine Sys_ WorkSpace, StartX, StartY, OldX, OldY 
IniDraw =False 
End If 
Case TP UNLINE 
For I = 1 To SISiz 
If (XSl(I) <= X And (XSI(I) + 34) >= X) And (YSl(I) <= Y And (YSI(I) + 54) 
>= Y) Then 
Select Case StartEvent 
Case False 
IniDraw = True 
StartEvent = True 
StartX = XSl(I) + 16 
Start Y = YSI(I) + 16 
OldX = StartX 
OldY = StartY 
DsplyFlgl = FuncCode(I, 1) 
Array Fig 1 = I 
DisLineXl = XSl(I) + 32: DisLineYl = YSl(I) + 16 




Dsply Flg2 = FuncCode(I, 1) 
Array Flg2 = I 





Msg ="Invalid -- No Icon selected" 
MsgBox Msg, 16, "UnLine Editor" 
IniDraw =False: FinDraw =False 
DisLineXl = 0: DisLineYl = 0 
DisLineX2 = 0: DisLine Y2 = 0 
If IniDraw Then 
DrawLine Sys_ WorkSpace, StartX, StartY, OldX, OldY 






Sub Sys_ WorkSpace _ MouseMove (Button As Integer, Shift As Integer, X As Single, Y As 
Single) 
'Caculate pixel mouse is currently over 
Xpix=X 
YPix=Y 
'The Mouse coordinates are always displayed within the StatusArea 
Display_ Mouse_ Coordinates Xpix, YPix 
'Depending on the Current tool, and in the case of the select tool, 
'the state of the selection, the MousePointer may change 
If StartEvent Then 
DrawLine Sys_ WorkSpace, StartX, StartY, OldX, OldY 






Sub Sys_ WorkSpace_MouseUp (Button As Integer, Shift As Integer, X As Single, Y As 
Single) 
If Button= LEFT BUTTON And TP TID = TP SYS Then - - -
Select Case CurrentTool 
Case TP LINE 
If Not StartEvent And FinDraw Then 
'Erase the previous line 
DrawLine Sys_ WorkSpace, StartX, StartY, OldX, OldY 
OldXl = XPts(LCount, 0) 
OldYl = YPts(LCount, 0) 
StartX = StartX + 16 
'Check for invalid operation 
If StartX > OldXl Then 
Msg = "Click data line from left to right Or" & CRLF & "Icons are too close 
to each other" 
Go To SysLine _Err 
ElselfDsplyFlgl = TP _DISPLAY And StartX < OldX Then 
Msg = "Invalid Operation -- Display icon should be clicked last" 
GoTo SysLine_Err 
ElselfDsplyFlgl = TP _SIGNAL Or DsplyFlgl = TP _DISPLAY Or DsplyFlgl 
= TP AIME Then 
- If DsplyFlg2 = TP _DISPLAY Or DsplyFlg2 = TP _SIGNAL Or DsplyFlg2 
= TP AIME Then 
Msg ="Invalid Operation" 
Go To SysLine _Err 
End If 
ElselfDsplyFlg2 = TP _SIGNAL Then 
Msg = "Invalid Operation -- Input to Signal icon is unavailable" 
GoTo SysLine_Err 
End If 
'Swap_ Values Xpts(LCount, 0), Xpts(LCount, 1 ), Ypts(LCount, 0), 
Ypts(LCount, 1) 
'StartX = Xpts(LCount, 1) 
'StartY = Ypts(LCount, 1) 
'OldXl = Xpts(LCount, 0) 
'OldYl = Ypts(LCount, 0) 
IfDsplyFlg2 = TP _DISPLAY Then 
YPts(LCount, 1) = YPts(LCount, 1) - 8 
ElselfDsplyFlgl = TP _AGMEM Then 
YPts(LCount, 1) = YPts(LCount, 1) + 8 
End If 
'Draw new final line 
Start Y = YPts(LCount, 1) 
Draw_Icon_Line StartX, StartY, OldXl, OldYl 
OldX = OldXl 
OldY = OldYl 
=True 
'The left side is AG and the right side is AIME, then the array of AG 
'contained the general index of AIME, not the identify index of AIME 
IfDsplyFlgl = TP _AGMEM And DsplyFlg2 = TP _AIME Then 
AGMPort(ArrayFlgl, 1) = ArrayFlg2 'input value of 
ElselfDsplyFlgl = TP _AIME And DsplyFlg2 = TP _AGMEM Then 
AGMPort(ArrayFlg2, 0) = ArrayFlgl 
ElselfDsplyFlgl = TP _AGMEM And DsplyFlg2 = TP _DISPLAY Then 
DisplayPort(ArrayFlg2) = ArrayFlgl 
End If 
FinDraw =False: IniDraw =False 
LCount = LCount + 1 
End If 
Case TP UNLINE 
IfNot StartEvent And FinDraw Then 
'Erase the previous line 
DrawLine Sys_ WorkSpace, StartX, StartY, OldX, OldY 
Sys_ WorkSpace.DrawStyle =SOLID 
ChangePosition =False 
For I = 0 To LCount - 1 
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IfXPts(I, 0) = DisLineX2 And XPts(I, 1) = DisLineXl Then ChangePosition 
If ChangePosition Then 
XPts(I, 0) = XPts(I + 1, 0): YPts(I, 0) = YPts(I + 1, 0) 
XPts(I, 1) = XPts(I + 1, 1 ): YPts(I, 1) = YPts(I + 1, 1) 
End If 
Next I 
If ChangePosition Then 
IfDsplyFlgl = TP _DISPLAY Or DsplyFlg2 = TP _DISPLAY Then 
DisLineYl = DisLineYl - 8 
ElselfDsplyFlgl = TP _AGMEM Then 
DisLine Y 1 = DisLine Y 1 + 8 
End If 
Sys_ WorkSpace.DrawMode = WHITENESS_PEN 
Draw_Icon_Line DisLineXl, DisLineYl, DisLineX2, DisLineY2 
Sys_ WorkSpace.DrawMode = COPY_PEN 
If LCount > 0 Then LCount = LCount - 1 Else LCount = 0 
ChangePosition = False 
If DsplyFlgl = TP _AGMEM And DsplyFlg2 = TP _AIME Then 
AGMPort(ArrayFlgl, 1) = 0 
Elself DsplyFlgl = TP _AIME And DsplyFlg2 = TP _AGMEM Then 
AGMPort(ArrayFlg2, 0) = 0 
End If 
Else 
Msg = "Invalid Operation Or No Line TO delete" & CRLF & "Select icon 
from left to right" 
MsgBox Msg, 16, "UnLine Editor" 
DisLineXl = 0: DisLineYl = 0 
DisLineX2 = 0: DisLine Y2 = 0 
End If 
End If 





MsgBox Msg, 16, "Line Editor Error" 
XPts(LCount, 0) = 0: YPts(LCount, 0) = 0 
XPts(LCount, 1) = 0: YPts(LCount, 1) = 0 
FinDraw =False: IniDraw =False 
End Sub 
Sub SystemEditor _Close () 
SystemEditor.Visible =False 
End Sub 
Sub SystemEditor _Resize () 
If LastSysWinState =MAXIMIZED Then 
TP TID = TP MAIN - -
161 
ScmStage = 0 
If Pie_ Sys Work. Visible Then Prepare _New_ Sys_ Icon XSI(SI Count), YSI(SI Count) 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
ToolPalette Icons Initialize - -
Elself SystemEditor. WindowState = MAXIMIZED Then 
Sys_Root_ WkSpace.Move 0, 0, SystemEditor.ClientWidth- Sys_lnstVScroll.Width, 
SystemEditor. ClientHeight - Sys_ lnstHScroll.Height 
TP TID = TP SYS - -
ScmStage = 2 
ToolPalette Icons Initialize - -
Sys_ System.Caption= "Block" 
ScrollBar_Positioning Sys_InstVScroll, Sys_InstHScroll, Sys_ WorkSpace, 
Sys_ Root_ WkSpace 
PFlag = Stage_ Flag 
Pan_ NSys. Caption = F ormat$(PFlag) 
Pan_NSys.Visible =True 
Pan_ NSysTxt. Visible = True 
If Not Tool_ Select.Value Then Tool_ Select.Value= True Else Initiate_SignEdit 
If NeedToSave Then Menu FileSelection Click MID SA VE AS - - - -
End If 
LastSys WinState = SystemEditor. WindowState 
End Sub 
'If the button is depressed the pie_ work contained the selected picture 
Sub Tool_Blkl_Click () 
ArrayCount = ArrayCount + 1 
Xipos = 0 + Abs(Blk_ WorkSpace.Left) 
Select Case CurrentTool 
Case TP COMl 'DSP 
FuncCode(ArrayCount, 0) = TP _BFLY2 
Yipos = 170 + Abs(Blk_ WorkSpace.Top) 
Case TP COM2 'CAI 
FuncCode(ArrayCount, 0) = TP _ CADD 
Yipos = 204 + Abs(Blk_ WorkSpace.Top) 
Case TP COM3 'V AI 
FuncCode(ArrayCount, 0) = TP _ V ADD 
Yipos = 238 + Abs(Blk_ WorkSpace.Top) 
Case TP COM4 'VLI 
FuncCode(ArrayCount, 0) = TP _ VNAND 
Yipos = 272 + Abs(Blk_ WorkSpace.Top) 
Case TP COM5 'GPI 
FuncCode(ArrayCount, 0) = TP _MOVD 
Yipos = 306 + Abs(Blk_ WorkSpace.Top) 
Case TP COM6 'MISC 
FuncCode(ArrayCount, 0) = TP _SIGNAL 
Yipos = 338 + Abs(Blk_ WorkSpace.Top) 
End Select 
Get_Function_Pic Pie_ Work, FuncCode(ArrayCount, 0) 
Initial_PicContrl Pie_ Work, Xipos, Yipos 
End Sub 
Sub Tool_BlklO_Click () 
ArrayCount = ArrayCount + 1 
Xipos = 342 + Abs(Blk _ WorkSpace.Left) 
Yipos = 170 + Abs(Blk_ WorkSpace.Top) 
FuncCode(ArrayCount, 0) = TP _ BFCT2 
Get_Function_Pic Pie_ Work, FuncCode(ArrayCount, 0) 
Initial_PicContrl Pie_ Work, Xipos, Yipos 
End Sub 
Sub Tool_Blkl l_Click () 
ArrayCount = ArrayCount + 1 
Xipos = 380 + Abs(Blk_ WorkSpace.Left) 
Yipos = 170 + Abs(Blk_ WorkSpace.Top) 
FuncCode(ArrayCount, 0) = TP _ BRFT 
Get_Function _Pic Pie_ Work, FuncCode(ArrayCount, 0) 
Initial_PicContrl Pie_ Work, Xipos, Yipos 
End Sub 
Sub Tool_Blk2_Click () 
ArrayCount = ArrayCount + 1 
Xipos = 38 + Abs(Blk_ WorkSpace.Left) 
Select Case CurrentTool 
Case TP COMl 'DSP 
FuncCode(ArrayCount, 0) = TP _BFLY4 
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Yipos = 170 + Abs(Blk_ WorkSpace.Top) 
Case TP COM2 'CAI 
FuncCode(ArrayCount, 0) = TP _ CSUB 
Yipos = 204 + Abs(Blk_ WorkSpace.Top) 
Case TP COM3 'V AI 
FuncCode(ArrayCount, 0) = TP _ VSUB 
Yipos = 238 + Abs(Blk_ WorkSpace.Top) 
Case TP COM4 'VLI 
FuncCode(ArrayCount, 0) = TP _ VNOR 
Yipos = 272 + Abs(Blk_ WorkSpace.Top) 
Case TP COMS 'GPI 
FuncCode(ArrayCount, 0) = TP _MOVC 
Yipos = 306 + Abs(Blk_ WorkSpace.Top) 
Case TP COM6 'MISC 
FuncCode(ArrayCount, 0) = TP _DISPLAY 
Yipos = 338 + Abs(Blk_ WorkSpace.Top) 
End Select 
Get_Function_Pic Pie_ Work, FuncCode(ArrayCount, 0) 
Initial _PicContrl Pie_ Work, Xipos, Yipos 
End Sub 
Sub Tool_Blk3_Click () 
ArrayCount = ArrayCount + 1 
Xipos = 76 + Abs(Blk_ WorkSpace.Left) 
Select Case CurrentTool 
Case TP COMl 'DSP 
FuncCode(ArrayCount, 0) = TP _BFLY16 
Yipos = 170 + Abs(Blk_ WorkSpace.Top) 
Case TP COM2 'CAI 
FuncCode(ArrayCount, 0) = TP _ CMUL 
Yipos = 204 + Abs(Blk_ WorkSpace.Top) 
Case TP COM3 'V AI 
FuncCode(ArrayCount, 0) = TP _ VMUL 
Yipos = 238 + Abs(Blk_ WorkSpace.Top) 
Case TP COM4 'VLI 
FuncCode(ArrayCount, 0) = TP _ VXNOR 
Yipos = 272 + Abs(Blk_ WorkSpace.Top) 
End Select 
Get_Function_Pic Pie_ Work, FuncCode(ArrayCount, 0) 
Initial_PicContrl Pie_ Work, Xipos, Yipos 
End Sub 
Sub Tool_Blk4_Click () 
ArrayCount = ArrayCount + 1 
Xipos = 114 + Abs(Blk_ WorkSpace.Left) 
Select Case CurrentTool 
Case TP COMl 'DSP 
FuncCode(ArrayCount, 0) = TP _BWND2 
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Yipos = 170 + Abs(Blk_ WorkSpace.Top) 
Case TP COM2 'CAI 
FuncCode(ArrayCount, 0) = TP _ CMAG 
Yipos = 204 + Abs(Blk_ WorkSpace.Top) 
Case TP COM3 'V Al 
FuncCode(ArrayCount, 0) = TP _ VABS 
Yipos = 238 + Abs(Blk_ WorkSpace.Top) 
Case TP COM4 'VLI 
FuncCode(ArrayCount, 0) = TP _VP AS 
Yipos = 272 + Abs(Blk_ WorkSpace.Top) 
End Select 
Get_Function_Pic Pie_ Work, FuncCode(ArrayCount, 0) 
lnitial _PicContrl Pie_ Work, Xipos, Yipos 
End Sub 
Sub Tool_Blk5_Click () 
ArrayCount = ArrayCount + 1 
Xipos = 152 + Abs(Blk_ WorkSpace.Left) 
Select Case CurrentTool 
Case TP COMl 'DSP 
FuncCode(ArrayCount, 0) = TP _BWND4 
Yipos = 170 + Abs(Blk_ WorkSpace.Top) 
Case TP COM3 'V AI 
FuncCode(ArrayCount, 0) = TP _ VMXM 
Yipos = 238 + Abs(Blk_ WorkSpace.Top) 
End Select 
Get_Function_Pic Pie_ Work, FuncCode(ArrayCount, 0) 
Initial_PicContrl Pie_ Work, Xipos, Yipos 
End Sub 
Sub Tool_Blk6_Click () 
ArrayCount = ArrayCount + 1 
Xipos = 190 + Abs(Blk_ WorkSpace.Left) 
Yipos = 170 + Abs(Blk_ WorkSpace.Top) 
FuncCode(ArrayCount, 0) = TP _ BCFIR 
Get_Function_Pic Pie_ Work, FuncCode(ArrayCount, 0) 
Initial_PicContrl Pie_ Work, Xipos, Yipos 
End Sub 
Sub Tool_ Blk7 _Click() 
ArrayCount = ArrayCount + 1 
Xipos = 228 + Abs(Blk _ WorkSpace.Left) 
Yipos = 170 + Abs(Blk_ WorkSpace.Top) 
FuncCode(ArrayCount, 0) = TP _ BDFIR 
Get_Function _Pic Pie_ Work, FuncCode(ArrayCount, 0) 
Initial_ PicContrl Pie_ Work, Xipos, Yipos 
End Sub 
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Sub Tool_ Blk8 _Click () 
ArrayCount = ArrayCount + 1 
Xipos = 266 + Abs(Blk_ WorkSpace.Left) 
Yipos = 170 + Abs(Blk_ WorkSpace.Top) 
FuncCode(ArrayCount, 0) = TP _ BRFIR 
Get_Function_Pic Pie_ Work, FuncCode(ArrayCount, 0) 
Initial_PicContrl Pie_ Work, Xipos, Yipos 
End Sub 
Sub Tool_Blk9_Click () 
ArrayCount = ArrayCount + 1 
Xipos = 304 + Abs(Blk_ WorkSpace.Left) 
Yipos = 170 + Abs(Blk_ WorkSpace.Top) 
FuncCode(ArrayCount, 0) = TP _BFCT 
Get_ Function_ Pie Pie_ Work, FuncCode(ArrayCount, 0) 
Initial_PicContrl Pie_ Work, Xipos, Yipos 
End Sub 
Sub Tool_Coml_Click (Value As Integer) 
If Value Then 
MainEditor.MousePointer = DEF AULT 
CurrentTool = TP COMl 
ToollnProcess =True 
Select Case TP TID 
Case TP SYS 
PFlag = PFlag - 1 
If PFlag < 0 Then 
Exit Sub 
Else 
Pan_ NSys. Caption = F ormat$(PFlag) 
End If 
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If Pic_SysWork.Visible Then Prepare_New_Sys_Icon XSI(SICount), YSI(SI-
Count) 
Display _Sys_Icon CurrentTool 
CaseTP BLK 
'Wrong instruction or no extension icon selected. Turn extension off 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
If Pie_ Work.Visible Then Prepare_ New _Icon XArr(ArraySiz), YArr(ArraySiz) 
ToolPalette_BlkExt.Move Abs(Blk_ WorkSpace.Left), 170 + 
Abs(Blk_ WorkSpace.Top), 419, 52 'Set the toolpalette at the DSP icon position 
ToolPalette Block Initialize 'Redraw the first few blocks of - -
toolpalette icons 




Sub Tool_Com2_Click (Value As Integer) 
If Value Then 
MainEditor.MousePointer = DEFAULT 
CurrentTool = TP COM2 
ToollnProcess =True 
Select Case TP TID 
Case TP SYS 
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If Pic_SysWork.Visible Then Prepare_New_Sys_Icon XSl(SICount), YSI(SI-
Count) 
Display_ Sys _Icon CurrentT ool 
Case TP BLK 
'Wrong instruction or no extension icon selected. Turn extension off 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
If Pic_ Work.Visible Then Prepare_New_Icon XArr(ArraySiz), YArr(ArraySiz) 
ToolPalette_BlkExt.Move Abs(Blk_ WorkSpace.Left), 204 + 
Abs(Blk_ WorkSpace.Top), 153, 52 
ToolPalette Block Initialize - -




Sub Tool_Com3_Click (Value As Integer) 
If Value Then 
MainEditor.MousePointer = DEFAULT 
CurrentTool = TP COM3 
ToollnProcess =True 
Select Case TP TID 
Count) 
Case TP SYS 
If Pic_SysWork.Visible Then Prepare_New_Sys_Icon XSl(SICount), YSI(SI-
Display_ Sys_ Icon CurrentT ool 
Case TP BLK 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
If Pic_ Work.Visible Then Prepare_New_Icon XArr(ArraySiz), YArr(ArraySiz) 
ToolPalette_BlkExt.Move Abs(Blk_ WorkSpace.Left), 238 + 
Abs(Blk_ WorkSpace.Top), 191, 52 
ToolPalette Block Initialize - -




Sub Tool_Com4_Click (Value As Integer) 
If Value Then 
MainEditor.MousePointer = DEFAULT 
CurrentTool = TP COM4 
ToollnProcess =True 
Select Case TP TID 
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Case TP SYS 
If Pic_SysWork.Visible Then Prepare_New_Sys_Icon XSI(SICount), YSI(SI-
Count) 
Display_ Sys_ Icon CurrentT ool 
Case TP BLK 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False 
- -
If Pie_ Work.Visible Then Prepare_New_Icon XArr(ArraySiz), YArr(ArraySiz) 
ToolPalette_BlkExt.Move Abs(Blk_ WorkSpace.Left), 272 + 
Abs(Blk_ WorkSpace.Top), 153, 52 
ToolPalette Block Initialize - -




Sub Tool_Com5_Click (Value As Integer) 
If Value Then 
MainEditor.MousePointer = DEFAULT 
CurrentTool = TP COM5 
ToollnProcess =True 
Select Case TP TID 
Case TP SYS 
'No icon is to be displayed 
CaseTP BLK 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
If Pie_ Work.Visible Then Prepare _New _Icon XArr(ArraySiz), YArr(ArraySiz) 
ToolPalette_BlkExt.Move Abs(Blk_ WorkSpace.Left), 306 + 
Abs(Blk_ WorkSpace.Top), 77, 52 
ToolPalette Block Initialize - -




Sub Tool_Com6_Click (Value As Integer) 
If Value Then 
MainEditor.MousePointer = DEFAULT 
CurrentTool = TP COM6 
ToollnProcess =True 
Select Case TP TID 
Case TP SYS 
'Not icon is to be displayed 
Case TP BLK 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
If Pie_ Work.Visible Then Prepare_New_Icon XArr(ArraySiz), YArr(ArraySiz) 
ToolPalette_BlkExt.Move Abs(Blk_ WorkSpace.Left), 340 + 
Abs(Blk_ WorkSpace.Top), 77, 52 
ToolPalette Block Initialize - -





Sub Tool_Line_Click (Value As Integer) 
If IniDraw And (CurrentTool = TP _LINE Or CurrentTool = TP _ UNLINE) Then 
If CurrentT ool = TP LINE Then 
If TP TID = TP BLK Then 
DrawLine Blk_ WorkSpace, StartX, StartY, OldX, OldY 
Hpts(LineCount, 1) = 0 
V pts(LineCount, 1) = 0 
Elself TP TID = TP SYS Then - -
DrawLine Sys_ WorkSpace, StartX, StartY, OldX, OldY 
XPts(LCount, 1) = 0 
YPts(LCount, 1) = 0 
End If 
End If 
IniDraw = False: FinDraw = False 
DisLineXl = 0: DisLineYl = 0 
StartEvent = False 
End If 
If Value Then 
MainEditor.MousePointer = DEFAULT 
CurrentTool = TP LINE 
Select Case TP TID 
Case TP BLK 
'If the Block ToolPalette Extension is visible, hide it 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
'Prepare for draw line. Turn off the Pie_ Work Container 
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If Pie_ Work.Visible Then Prepare_New_Icon XArr(ArraySiz), Y Arr(ArraySiz) 
'turn pic_work icon OFF 
Case TP SYS 
'Prepare for draw line. Turn off the Pie_ Sys Work Container 
If Pic_SysWork.Visible Then Prepare_New_Sys_Icon XSI(SICount), YSI(SI-
Count) 'tum pie_ work icon OFF 
End Select 
Screenlnfo(ScmStage ). Changed = True 
ToollnProcess = True 
End If 
End Sub 
Sub Tool_Reset_Click (Value As Integer) 
'Wrong instruction or no extension icon selected. Turn extension off 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
If IniDraw And ( CurrentT ool = TP _LINE Or CurrentT ool = TP _ UNLINE) Then 
If CurrentTool = TP LINE Then 
'f 
I 
If TP TID = TP BLK Then - -
DrawLine Blk_ WorkSpace, StartX, StartY, OldX, OldY 
Hpts(LineCount, 1) = 0 
V pts(LineCount, 1) = 0 
Elself TP TID = TP SYS Then - -
DrawLine Sys_ WorkSpace, StartX, StartY, OldX, OldY 
XPts(LCount, 1) = 0 
YPts(LCount, 1) = 0 
End If 
End If 
IniDraw =False: FinDraw =False 
DisLineXl = 0: DisLineYl = 0 
StartEvent =False 
End If 
If Value Then 
MainEditor.MousePointer = DEFAULT 
CurrentT ool = TP RESET 
Msg ="Are you sure that all icons & lines are to be erased?" 
If MsgBox(Msg, 49, "ERASE ALL") = 1 Then 
Initialize All Variables TP TID - - -
End If 
Tool Select.Value= True 
End If 
End Sub 
'The Select button is always depress when the other tool button is not depress. 
'The select button allows the icon to drag and edit the Pie_ Work. 
I 
Sub Tool_ Select_ Click (Value As Integer) 
IflniDraw And (CurrentTool = TP _LINE Or CurrentTool = TP _ UNLINE) Then 
If CurrentTool = TP LINE Then 
If TP TID = TP BLK Then - -
DrawLine Blk_ WorkSpace, StartX, StartY, OldX, OldY 
Hpts(LineCount, 1) = 0 
V pts(LineCount, 1) = 0 
ElselfTP TID = TP SYS Then - -
DrawLine Sys_ WorkSpace, StartX, StartY, OldX, OldY 
XPts(LCount, 1) = 0 
YPts(LCount, 1) = 0 
End If 
End If 
IniDraw =False: FinDraw =False 
DisLineXl = 0: DisLineYl = 0 
StartEvent =False 
End If 
If Value Then 
MainEditor.MousePointer = DEFAULT 
~ 
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Select Case TP TID 
Case TP SYS 
If CurrentTool = TP TEXT Then 
TxtUnFocus STxtSelected 
If STxtEdit(STxtSelected).Text =""Then 
If STxtSelected = STxtNum - 1 Then 
STxtNum = STxtNum - 1 
If STxtNum < 0 Then STxtNum = 0 
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If STxtNum - 1<0 Then STxtSelected = 0 Else STxtSelected = STxtNum- 1 
If STxtNum > 1 Then Unload STxtEdit(STxtNum) Else STxtEdit(STxt-
Num).Visible =False 
NESS) 
STxtEnable = False 
Else 





If Not Pic_SysWork.Visible And SISiz > 0 Then 
Pie_ Sys Work.Move XSI(SI Count), YSI(SI Count) 
Get_Function_Pic Pic_SysWork, FuncCode(SICount, 1) 
Pie_ Sys Work. Visible = True 
R = PatBlt(Sys_ WorkSpace.hDC, XSI(SICount), YSI(SICount), 34, 54, WHITE-
End If 
Case TP BLK 
IfCurrentTool = TP TEXT Then 
TxtUnF ocus TxtSelected 
If TxtEdit(TxtSelected).Text =""Then 
If TxtSelected = TxtNum - 1 Then 
If TxtSelected > 1 Then Unload TxtEdit(TxtSelected) Else TxtEdit(Txt-
Selected). Visible= False 
TxtEnable =False 
TxtNum = TxtNum - 1 
IfTxtNum <= 0 Then 
TxtNum=O 
TxtSelected = 0 
Else 
TxtSelected = TxtNum - 1 
End If 
Else 
If Not TxtEnable Then TxtEdit(TxtSelected).Visible =False 
End If 
End If 
'Blk _ WorkSpace.SetFocus 
End If 
'If the Block ToolPalette Extension is visible, hide it 
If ToolPalette_BlkExt.Visible Then ToolPalette_BlkExt.Visible =False 
'Move the picture container to the new icon location. 
If Not Pie_ Work.Visible And ArrayCount > 0 Then 
Pie_ Work.Move XArr(ArraySiz), Y Arr(ArraySiz) 
Get_Function_Pic Pie_ Work, FuncCode(ArraySiz, 0) 
Pie Work.Visible= True 
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R = PatBlt(Blk_ WorkSpace.hDC, XArr(ArraySiz), Y Arr(ArraySiz), 34, 54, 
WHITENESS) 
Pie Work Paint - -
End If 
End Select 




Sub Tool_ Text_ Click (Value As Integer) 
IfiniDraw And (CurrentTool = TP _LINE Or CurrentTool = TP _UNLINE) Then 
If CurrentT ool = TP LINE Then 
If TP TID = TP BLK Then - -
DrawLine Blk_ WorkSpace, StartX, StartY, OldX, OldY 
Hpts(LineCount, 1) = 0 
V pts(LineCount, 1) = 0 
Elself TP TID = TP SYS Then - -
DrawLine Sys_ WorkSpace, StartX, StartY, OldX, OldY 
XPts(LCount, 1) = 0 
YPts(LCount, 1) = 0 
End If 
End If 
IniDraw =False: FinDraw =False 
DisLineX 1 = 0: DisLine Y 1 = 0 
StartEvent = False 
End If 
If Value Then 
Select Case TP TID 
Case TP BLK 
'If the Block ToolPalette Extension is visible, hide it 
If ToolPalette BlkExt.Visible Then ToolPalette BlkExt.Visible =False - -
'Prepare for erase of line. Turn off the Pie_ Work Container 
If Pie_ Work.Visible Then Prepare_New_Icon XArr(ArraySiz), YArr(ArraySiz) 
Case TP SYS 
'Prepare for erase of line. Turn off the Pie_ Work Container 
If Pic_SysWork.Visible Then Prepare_New_Sys_Icon XSI(SICount), YSI(SI-
Count) 
End Select 
CurrentTool = TP TEXT 
MainEditor.MousePointer = I BEAM 
End If 
End Sub 
Sub Tool_ UnLine _Click (Value As Integer) 
IflniDraw And (CurrentTool = TP _LINE Or CurrentTool = TP _UNLINE) Then 
If CurrentTool = TP LINE Then 
If TP TID = TP BLK Then - -
DrawLine Blk_ WorkSpace, StartX, StartY, OldX, OldY 
Hpts(LineCount, 1) = 0 
V pts(LineCount, 1) = 0 
ElselfTP TID = TP SYS Then - -
DrawLine Sys_ WorkSpace, StartX, StartY, OldX, OldY 
XPts(LCount, 1) = 0 
YPts(LCount, 1) = 0 
End If 
End If 
IniDraw =False: FinDraw =False 
DisLineXl = 0: DisLineYl = 0 
StartEvent = False 
End If 
If Value Then 
CurrentTool = TP UNLINE 
Select Case TP TID 
CaseTP BLK 
'If the Block ToolPalette Extension is visible, hide it 
If ToolPalette_BlkExt.Visible Then ToolPalette_BlkExt.Visible =False 
'Prepare for erase of line. Turn off the Pie_ Work Container 
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If Pie_ Work.Visible Then Prepare_New_Icon XArr(ArraySiz), YArr(ArraySiz) 
Case TP SYS 
'Prepare for erase of line. Turn off the Pie_ Work Container 
If Pic_SysWork.Visible Then Prepare_New_Sys_Icon XSI(SICount), YSI(SI-
Count) 
End Select 




Sub ToolPalette _ BlkExt_ Paint () 
Tool_Blkl.Move 0, 0, 38, 38 
Tool_Blk2.Move 38, 0, 38, 38 
Tool_Blk3.Move 76, 0, 38, 38 
Tool_Blk4.Move 114, 0, 38, 38 
Tool_Blk5.Move 152, 0, 38, 38 
Tool_Blk6.Move 190, 0, 38, 38 
Tool_Blk7.Move 228, 0, 38, 38 
Tool_Blk8.Move 266, 0, 38, 38 
Tool_Blk9.Move 304, 0, 38, 38 
Tool_BlklO.Move 342, 0, 38, 38 
Tool_Blkl 1.Move 380, 0, 38, 38 
ToolPalette BlkExt.CurrentX = 0 
ToolPalette_BlkExt.CurrentY = ToolPalette_BlkExt.ScaleTop + 38 
Select Case CurrentTool 
Case TP COMl 'DSP 
ToolPalette_BlkExt.Print" BFLY2";" BFLY4";" BFL Yl6"; 
ToolPalette_BlkExt.Print" BWND2";" BWND4";" BCFIR"; 
ToolPalette_BlkExt.Print" BDFIR";" BRFIR";" BFCT"; 
ToolPalette_BlkExt.Print" BFCT2";" BRFT" 
Case TP COM2 'CAI 
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ToolPalette_BlkExt.Print" CADD"; 11 CSUB"; " CMUL"; " CMAG" 
Case TP COM3 'V AI 
ToolPalette_BlkExt.Print" V ADD"; " VSUB"; " VMUL"; 
ToolPalette_BlkExt.Print" VABS";" VMXM" 
Case TP COM4 'VLI 
ToolPalette_BlkExt.Print "VNAND";" VNOR11 ;" VXNOR"; 
ToolPalette BlkExt.Print " VPAS" 
Case TP COM5 'GPI 
ToolPalette_BlkExt.Print" MOVD";" MOVC" 
Case TP COM6 'MISC 
ToolPalette_BlkExt.Print" Signal"; 11 Display" 
End Select 
End Sub 
'This routine is to select the icon picture from the PicClip and assign 
'it to each individual tool com icons when user click on it. 
Sub ToolPalette_Block_Initialize () 
MainEditor .PicClip _Icons. Clip Width = 3 2 
Select Case CurrentTool 
Case TP COMl 'DSP 
PicClip _Icons.Clip Y = 0 
PicClip_Icons.ClipX = 0 
Tool_Blkl .Picture= PicClip _Icons.Clip 
PicClip _Icons.ClipX = 32 
Tool_Blk2.Picture = PicClip_Icons.Clip 
PicClip_Icons.ClipX = 64 
Tool_Blk3.Picture = PicClip_Icons.Clip 
PicClip_Icons.ClipX = 96 
Tool_Blk4.Picture = PicClip_Icons.Clip 
PicClip_Icons.ClipX = 128 
Tool_Blk5.Picture = PicClip_Icons.Clip 
Case TP COM2 'CAI 
PicClip _Icons.Clip Y = 32 
PicClip_Icons.ClipX = 96 
Tool_Blkl.Picture = PicClip_Icons.Clip 
PicClip_Icons.ClipX = 128 
Tool _Blk2.Picture = PicClip _Icons. Clip 
PicClip_Icons.ClipX = 160 
Tool_Blk3.Picture = PicClip_Icons.Clip 
PicClip_Icons.ClipX = 192 
Tool_Blk4.Picture = PicClip_Icons.Clip 
Case TP COM3 'V AI 
PicClip _Icons.Clip Y = 32 
PicClip _Icons. ClipX = 224 
Tool_Blkl.Picture = PicClip_Icons.Clip 
PicClip _Icons.Clip Y = 64 
PicClip _Icons.ClipX = 0 
Tool_ Blk2.Picture = PicClip _Icons. Clip 
PicClip_Icons.ClipX = 32 
Tool_Blk3.Picture = PicClip_Icons.Clip 
PicClip _Icons. ClipX = 64 
Tool_Blk4.Picture = PicClip_Icons.Clip 
PicClip _Icons. ClipX = 96 
Tool_Blk5.Picture = PicClip_Icons.Clip 
Case TP COM4 'VLI 
PicClip _Icons.Clip Y = 64 
PicClip_Icons.ClipX = 128 
Tool_Blkl.Picture = PicClip_Icons.Clip 
PicClip _Icons.ClipX = 160 
Tool_Blk2.Picture = PicClip_Icons.Clip 
PicClip _Icons.ClipX = 192 
Tool_Blk3.Picture = PicClip_Icons.Clip 
PicClip_Icons.ClipX = 224 
Tool_Blk4.Picture = PicClip_Icons.Clip 
Case TP COM5 'GPI 
PicClip _Icons.Clip Y = 96 
PicClip _Icons. ClipX = 0 
Tool_Blkl.Picture = PicClip_Icons.Clip 
PicClip_Icons.ClipX = 32 
Tool_ Blk2.Picture = PicClip _Icons. Clip 
Case TP COM6 'MISC 
PicClip_Icons.ClipY = 128 
PicClip_Icons.ClipX = 192 
Tool_Blkl.Picture = PicClip_Icons.Clip 
PicClip_Icons.ClipY = 160 
PicClip_Icons.ClipX = 0 
Tool_Blk2.Picture = PicClip_Icons.Clip 
End Select 
End Sub 
Sub ToolPalette_Icons_Initialize () 
'ToolPalette Icons Selection. Visible = True - -
PicClip _Icons.ClipHeight = 32 
PicClip _Icons.Clip Width= 32 
Tool_Select.PictureUp = LoadPicture() 
Tool_Line.PictureUp = LoadPicture() 
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Tool Coml .PictureUp = LoadPicture() 
TooC Com2.PictureUp = LoadPicture() 
Tool-Com3.PictureUp = LoadPicture() 
TooC Com4.PictureUp = LoadPicture() 
TooC Com5.PictureUp = LoadPicture() 
TooC Com6.PictureUp = LoadPicture() 
Select Case TP TID 
CaseTP MAIN 
ToolPalette Icons Selection.Visible= False - -
Com MBLK.Visible =True 
Com MSYS.Visible =True 
Star( System.Visible= False 
Stop_ System.Visible = False 
Sys_System.Visible =False 
CaseTP BLK 
Com MBLK.Visible =False 
Com MSYS.Visible =False 
Start_System.Visible =True 
Stop_ System.Visible= True 
Sys_System.Visible =True 
ToolPalette Icons Selection.Visible= True - -
'Tool Palette OnOffTP BLK - - -
PicClip_Icons.ClipY = 96 
'Insert Select icon 
PicClip_Icons.ClipX = 64 
Tool_ Select.PictureUp = PicClip _Icons.Clip 
'Insert Line icon 
PicClip_Icons.ClipX = 96 
Tool_ Line.PictureUp = PicClip _Icons.Clip 
PicClip_Icons.ClipY = 160 
PicClip_Icons.ClipX = 32 
Tool_ Coml .Picture Up= PicClip _Icons.Clip 
PicClip _Icons.ClipX = 64 
Tool_Com2.PictureUp = PicClip_Icons.Clip 
PicClip_Icons.ClipX = 96 
Tool_ Com3.PictureUp = PicClip _Icons.Clip 
PicClip_Icons.ClipX = 128 
Tool_ Com4.PictureUp = PicClip _Icons.Clip 
If Not Tool Com5.Visible Then Tool Com5.Visible =True - -
If Not Tool Com6.Visible Then Tool Com6.Visible =True - -
PicClip_Icons.ClipX = 160 
Tool_Com5.PictureUp = PicClip_Icons.Clip 
PicClip_Icons.ClipX = 192 
Tool_ Com6.PictureUp = PicClip _Icons.Clip 
Case TP SYS 
Com MSYS.Visible =False 






ToolPalette Icons Selection.Visible= True - -
'Tool Palette OnOff TP SYS - - -
PicClip _Icons. Clip Y = 96 
'Insert Select icon 
PicClip_Icons.ClipX = 64 
Tool_Select.PictureUp = PicClip_Icons.Clip 
'Insert Line icon 
PicClip _Icons.ClipX = 96 
Tool_ Line.PictureUp = PicClip _Icons.Clip 
'Insert the LH9124 icon 
PicClip_Icons.ClipY = 128 
PicClip _Icons.ClipX = 160 
Tool_ Coml .Picture Up= PicClip _Icons.Clip 
'Insert the LH9320 & memory icon 
PicClip _Icons.Clip Y = 192 
PicClip_Icons.ClipX = 64 
Tool_ Com2.PictureUp = PicClip _Icons.Clip 
'Insert the Signal icon 
PicClip _Icons. Clip Y = 128 
PicClip _Icons.ClipX = 192 
Tool_ Com3.PictureUp = PicClip _Icons.Clip 
'Insert the Display icon 
PicClip_Icons.ClipY = 160 
PicClip_Icons.ClipX = 192 
Tool_ Com4.PictureUp = PicClip _Icons.Clip 
'Turn off the last two icons 
If Tool Com5.Visible Then Tool Com5.Visible =False - -




Sub TxtEdit_ Change (Index As Integer) 
TxtUnFocus Index 
TxtEdit(Index).Height = TextHeight(TxtEdit(Index)) + 4 
TxtEdit(Index).Width = TextWidth(TxtEdit(Index)) * 1.4 + 20 
lfTxtEdit(Index).Text <>""Then TxtFocus Index 
TxtEnable =False 
End Sub 
Sub TxtEdit_GotFocus (Index As Integer) 
TxtUnFocus TxtSelected 
lfTxtEdit(TxtSelected).Text =""Then 
If Not TxtEnable Then TxtEdit(TxtSelected).Visible =False 
End If 
Blk_ WorkSpace.Print Err, 
TxtF ocus Index 
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TxtSelected = Index 
End Sub 
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Sub TxtEdit_MouseDown (Index As Integer, Button As Integer, Shift As Integer, X As 
Single, Y As Single) 
If Button= LEFT BUTTON And CurrentTool = TP SELECT Then - -
TxtEdit(Index).Drag 1 
DragX=X/ 15 




Sub TxtEdit_MouseMove (Index As Integer, Button As Integer, Shift As Integer, X As Sin-
gle, Y As Single) 
TxtEdit(Index).MousePointer = Ilf(CurrentTool = TP _SELECT, ARROW, DEF AULT) 
End Sub 
Sub TxtEdit_MouseUp (Index As Integer, Button As Integer, Shift As Integer, XAs Single, 
Y As Single) 
If Button= LEFT_BUTTON And CurrentTool = TP _SELECT Then TxtEdit(In-
dex).Drag 2 
End Sub 
Sub Write_Script (XID As Integer) 
On Error Resume Next 
Dim LongName As String 
Dim Title As String 
Dim CDPath As String 
If TP _ TID = TP _BLK And SavFlag Then 
Xlnit = XArr(ArraySiz): Ylnit = YArr(ArraySiz) 
If Pic_ Work.Visible Then Prepare_New_Icon Xlnit, Ylnit 
ElselfTP _TID = TP _SYS And SavFlag Then 
Xlnit = XSI(SICount): Ylnit = YSI(SICount) 
If Pic_SysWork.Visible Then Prepare_New_Sys_Icon Xlnit, Ylnit 
End If 
IfXID =MID WRITE SCRIPT Then - -
' Set default filter. 
MainEditor.CMDialog_Edit.Filter ="System Schedule Files(* .ssf)I* .SSF" 
' Display Save As dialog. 
MainEditor.CMDialog_ Edit.Filterlndex = 1 
MainEditor.CMDialog_ Edit.DefaultExt = "SSF" 
If Right( Script_ Path, 1) <> "\" Then 
MainEditor.CMDialog_Edit.Filename = Script_Path & "\" & Script_FName 
End If 
' If file has not been saved yet, set common dialog's 
'default file name to* .ssf 
If Script_FName =""Then 
MainEditor.CMDialog_ Edit.Filename= "* .ssf'' 
End If 
MainEditor.CMDialog_ Edit.Action= 2 
' Exit if user cancels the dialog. 
If Err= 32755 Then Exit Sub 
Title = MainEditor.CMDialog_ Edit.Filetitle 
LongName = MainEditor.CMDialog_ Edit.Filename 
Script_Path = Left(LongName, Len(LongName) - Len(Title)) 
Script_FName = MainEditor.CMDialog_ Edit.Filetitle 
'Adjust for root directory. 
IfLen(Script_Path) = 3 Then 
CDPath = Script_Path 
Else 
CDPath = Left(LongName, Len(LongName) - Len(Title) - 1) 
End If 
'Change directories for the editor and the viewer. 
ChDir CDPath 
End If 
MainEditor.MousePointer = HOURGLASS 
Extract_AG_File Script_Path, Script_FName, I 
For I = 1 To ArrayCount 
System_Scheduler_File Script_Path, Script_FName, I 
Next I 
MainEditor.MousePointer = DEFAULT 
End Sub 
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